E·XFL

AMD Xilinx - XC2S200-6FG256C Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1176
Number of Logic Elements/Cells	5292
Total RAM Bits	57344
Number of I/O	176
Number of Gates	200000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc2s200-6fg256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

∑ XILINX[®]

Local Routing

The local routing resources, as shown in Figure 6, provide the following three types of connections:

- Interconnections among the LUTs, flip-flops, and General Routing Matrix (GRM)
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM



Figure 6: Spartan-II Local Routing

General Purpose Routing

Most Spartan-II FPGA signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 96 buffered Hex lines route GRM signals to other GRMs six blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines may be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are unidirectional.
- 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and

efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

I/O Routing

Spartan-II devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

Dedicated Routing

Some classes of signal require dedicated routing resources to maximize performance. In the Spartan-II architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 7.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.

Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Spartan-II devices include two tiers of global routing resources referred to as primary and secondary global routing resources.

- The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets may only be driven by global buffers. There are four global buffers, one for each global net.
- The secondary global routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

Configuration

Configuration is the process by which the bitstream of a design, as generated by the Xilinx software, is loaded into the internal configuration memory of the FPGA. Spartan-II devices support both serial configuration, using the master/slave serial and JTAG modes, as well as byte-wide configuration employing the Slave Parallel mode.

Configuration File

Spartan-II devices are configured by sequentially loading frames of data that have been concatenated into a configuration file. Table 8 shows how much nonvolatile storage space is needed for Spartan-II devices.

It is important to note that, while a PROM is commonly used to store configuration data before loading them into the FPGA, it is by no means required. Any of a number of different kinds of under populated nonvolatile storage already available either on or off the board (i.e., hard drives, FLASH cards, etc.) can be used. For more information on configuration without a PROM, refer to <u>XAPP098</u>, *The Low-Cost, Efficient Serial Configuration of Spartan FPGAs*.

Device	Configuration File Size (Bits)
XC2S15	197,696
XC2S30	336,768
XC2S50	559,200
XC2S100	781,216
XC2S150	1,040,096
XC2S200	1,335,840

Table 8: Spartan-II Configuration File Size

Modes

Spartan-II devices support the following four configuration modes:

- Slave Serial mode
- Master Serial mode
- Slave Parallel mode
- Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to the end of configuration. The selection codes are listed in Table 9.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected.

Configuration Mode	Preconfiguration Pull-ups	МО	M1	M2	CCLK Direction	Data Width	Serial D _{OUT}
Master Serial mode	No	0	0	0	Out	1	Yes
	Yes	0	0	1			
Slave Parallel mode	Yes	0	1	0	In	8	No
	No	0	1	1			
Boundary-Scan mode	Yes	1	0	0	N/A	1	No
	No	1	0	1			
Slave Serial mode	Yes	1	1	0	In	1	Yes
	No	1	1	1			

Table 9: Configuration Modes

Notes:

 During power-on and throughout configuration, the I/O drivers will be in a high-impedance state. After configuration, all unused I/Os (those not assigned signals) will remain in a high-impedance state. Pins used as outputs may pulse High at the end of configuration (see <u>Answer 10504</u>).

2. If the Mode pins are set for preconfiguration pull-ups, those resistors go into effect once the rising edge of INIT samples the Mode pins. They will stay in effect until GTS is released during startup, after which the UnusedPin bitstream generator option will determine whether the unused I/Os have a pull-up, pull-down, or no resistor.

Signals

There are two kinds of pins that are used to configure Spartan-II devices: Dedicated pins perform only specific configuration-related functions; the other pins can serve as general purpose I/Os once user operation has begun.

The dedicated pins comprise the mode pins (M2, M1, M0), the configuration clock pin (CCLK), the PROGRAM pin, the DONE pin and the boundary-scan pins (TDI, TDO, TMS, TCK). Depending on the selected configuration mode, CCLK may be an output generated by the FPGA, or may be generated externally, and provided to the FPGA as an input.

Note that some configuration pins can act as outputs. For correct operation, these pins require a V_{CCO} of 3.3V to drive an LVTTL signal or 2.5V to drive an LVCMOS signal. All the relevant pins fall in banks 2 or 3. The $\overline{\text{CS}}$ and $\overline{\text{WRITE}}$ pins for Slave Parallel mode are located in bank 1.

For a more detailed description than that given below, see "Pinout Tables" in Module 4 and XAPP176, Spartan-II FPGA Series Configuration and Readback.

The Process

The sequence of steps necessary to configure Spartan-II devices are shown in Figure 11. The overall flow can be divided into three different phases.

- Initiating Configuration
- Configuration memory clear
- Loading data frames
- Start-up

The memory clearing and start-up phases are the same for all configuration modes; however, the steps for the loading of data frames are different. Thus, the details for data frame loading are described separately in the sections devoted to each mode.

Initiating Configuration

There are two different ways to initiate the configuration process: applying power to the device or asserting the PROGRAM input.

Configuration on power-up occurs automatically unless it is delayed by the user, as described in a separate section below. The waveform for configuration on power-up is shown in Figure 12, page 19. Before configuration can begin, V_{CCO} Bank 2 must be greater than 1.0V. Furthermore, all V_{CCINT} power pins must be connected to a 2.5V supply. For more information on delaying configuration, see "Clearing Configuration Memory," page 19.

Once in user operation, the device can be re-configured simply by pulling the PROGRAM pin Low. The device acknowledges the beginning of the configuration process

by driving DONE Low, then enters the memory-clearing phase.



Figure 11: Configuration Flow Diagram

By default, these operations are synchronized to CCLK. The entire start-up sequence lasts eight cycles, called C0-C7, after which the loaded design is fully functional. The default timing for start-up is shown in the top half of Figure 13. The four operations can be selected to switch on any CCLK cycle C1-C6 through settings in the Xilinx software. Heavy lines show default settings.



Figure 13: Start-Up Waveforms

The bottom half of Figure 13 shows another commonly used version of the start-up timing known as Sync-to-DONE. This version makes the GTS, GSR, and GWE events conditional upon the DONE pin going High. This timing is important for a daisy chain of multiple FPGAs in serial mode, since it ensures that all FPGAs go through start-up together, after all their DONE pins have gone High.

Sync-to-DONE timing is selected by setting the GTS, GSR, and GWE cycles to a value of DONE in the configuration options. This causes these signals to transition one clock cycle after DONE externally transitions High.

Serial Modes

There are two serial configuration modes: In Master Serial mode, the FPGA controls the configuration process by driving CCLK as an output. In Slave Serial mode, the FPGA passively receives CCLK as an input from an external agent (e.g., a microprocessor, CPLD, or second FPGA in master mode) that is controlling the configuration process. In both modes, the FPGA is configured by loading one bit per CCLK cycle. The MSB of each configuration data byte is always written to the DIN pin first.

See Figure 14 for the sequence for loading data into the Spartan-II FPGA serially. This is an expansion of the "Load Configuration Data Frames" block in Figure 11. Note that CS and WRITE normally are not used during serial configuration. To ensure successful loading of the FPGA, do not toggle WRITE with CS Low during serial configuration.







DS001_16_032300

Symbol		Description		Units
T _{DCC}		DIN setup	5	ns, min
T _{CCD}		DIN hold	0	ns, min
т _{ссо}		DOUT	12	ns, max
т _{ссн}	COLK	High time	5	ns, min
T _{CCL}		Low time	5	ns, min
F _{CC}		Maximum frequency	66	MHz, max

Figure 16: Slave Serial Mode Timing

Startup Delay Property

This property, STARTUP_WAIT, takes on a value of TRUE or FALSE (the default value). When TRUE the Startup Sequence following device configuration is paused at a user-specified point until the DLL locks. <u>XAPP176</u>: *Configuration and Readback of the Spartan-II and Spartan-IIE Families* explains how this can result in delaying the assertion of the DONE pin until the DLL locks.

DLL Location Constraints

The DLLs are distributed such that there is one DLL in each corner of the device. The location constraint LOC, attached to the DLL primitive with the numeric identifier 0, 1, 2, or 3, controls DLL location. The orientation of the four DLLs and their corresponding clock resources appears in Figure 27.

The LOC property uses the following form.

LOC = DLL2



Figure 27: Orientation of DLLs

Design Considerations

Use the following design considerations to avoid pitfalls and improve success designing with Xilinx devices.

Input Clock

The output clock signal of a DLL, essentially a delayed version of the input clock signal, reflects any instability on the input clock in the output waveform. For this reason the quality of the DLL input clock relates directly to the quality of the output clock waveforms generated by the DLL. The DLL input clock requirements are specified in the "DLL Timing Parameters" section of the data sheet.

In most systems a crystal oscillator generates the system clock. The DLL can be used with any commercially available quartz crystal oscillator. For example, most crystal oscillators produce an output waveform with a frequency tolerance of 100 PPM, meaning 0.01 percent change in the clock period. The DLL operates reliably on an input waveform with a frequency drift of up to 1 ns — orders of magnitude in excess of that needed to support any crystal oscillator in the industry. However, the cycle-to-cycle jitter must be kept to less than 300 ps in the low frequencies and 150 ps for the high frequencies.

Input Clock Changes

Changing the period of the input clock beyond the maximum drift amount requires a manual reset of the CLKDLL. Failure to reset the DLL will produce an unreliable lock signal and output clock.

It is possible to stop the input clock in a way that has little impact to the DLL. Stopping the clock should be limited to less than approximately 100 μ s to keep device cooling to a minimum and maintain the validity of the current tap setting. The clock should be stopped during a Low phase, and when restored the full High period should be seen. During this time LOCKED will stay High and remain High when the clock is restored. If these conditions may not be met in the design, apply a manual reset to the DLL after re-starting the input clock, even if the LOCKED signal has not changed.

When the clock is stopped, one to four more clocks will still be observed as the delay line is flushed. When the clock is restarted, the output clocks will not be observed for one to four clocks as the delay line is filled. The most common case will be two or three clocks.

In a similar manner, a phase shift of the input clock is also possible. The phase shift will propagate to the output one to four clocks after the original shift, with no disruption to the CLKDLL control.

Output Clocks

As mentioned earlier in the DLL pin descriptions, some restrictions apply regarding the connectivity of the output pins. The DLL clock outputs can drive an OBUF, a global clock buffer BUFG, or route directly to destination clock pins. The only BUFGs that the DLL clock outputs can drive are the two on the same edge of the device (top or bottom). One DLL output can drive more than one OBUF; however, this adds skew.

Do not use the DLL output clock signals until after activation of the LOCKED signal. Prior to the activation of the LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement.

Table 11: Available Library Primitives

Primitive	Port A Width	Port B Width
RAMB4_S4	4	N/A
RAMB4_S4_S4		4
RAMB4_S4_S8		8
RAMB4_54_516		16
RAMB4_S8	8	N/A
RAMB4_S8_S8		8
RAMB4_S8_S16		16
RAMB4_S16	16	N/A
RAMB4_S16_S16		16

Port Signals

Each block RAM port operates independently of the others while accessing the same set of 4096 memory cells.

 Table 12 describes the depth and width aspect ratios for the block RAM memory.

Table 12: Block RAM Port Aspect Ratios

Width	Depth	ADDR Bus	Data Bus
1	4096	ADDR<11:0>	DATA<0>
2	2048	ADDR<10:0>	DATA<1:0>
4	1024	ADDR<9:0>	DATA<3:0>
8	512	ADDR<8:0>	DATA<7:0>
16	256	ADDR<7:0>	DATA<15:0>

Clock—CLK[A/B]

Each port is fully synchronous with independent clock pins. All port input pins have setup time referenced to the port CLK pin. The data output bus has a clock-to-out time referenced to the CLK pin.

Enable—EN[A/B]

The enable pin affects the read, write and reset functionality of the port. Ports with an inactive enable pin keep the output pins in the previous state and do not write data to the memory cells.

Write Enable—WE[A/B]

Activating the write enable pin allows the port to write to the memory cells. When active, the contents of the data input bus are written to the RAM at the address pointed to by the address bus, and the new data also reflects on the data out bus. When inactive, a read operation occurs and the contents of the memory cells referenced by the address bus reflect on the data out bus.

Reset—RST[A|B]

The reset pin forces the data output bus latches to zero synchronously. This does not affect the memory cells of the RAM and does not disturb a write operation on the other port.

Address Bus—ADDR[A/B]<#:0>

The address bus selects the memory cells for read or write. The width of the port determines the required width of this bus as shown in Table 12.

Data In Bus-DI[A/B]<#:0>

The data in bus provides the new data value to be written into the RAM. This bus and the port have the same width, as shown in Table 12.

Data Output Bus—DO[A/B]<#:0>

The data out bus reflects the contents of the memory cells referenced by the address bus at the last active clock edge. During a write operation, the data out bus reflects the data in bus. The width of this bus equals the width of the port. The allowed widths appear in Table 12.

Inverting Control Pins

The four control pins (CLK, EN, WE and RST) for each port have independent inversion control as a configuration option.

Address Mapping

Each port accesses the same set of 4096 memory cells using an addressing scheme dependent on the width of the port. The physical RAM location addressed for a particular width are described in the following formula (of interest only when the two ports use different aspect ratios).

Table 13 shows low order address mapping for each portwidth.

Table 13: Port Address Mapping

Port Widt h						Ac	P dr	ort es	se	s							
1	4095	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
		5	4	3	2	1	0	9	8	1	6	5	4	3	2	1	0
2	2047	0	07 06 05 04		03 02		2	01		00							
4	1023	03 02							0	1			0	0			
8	511	01 00															
16	255		00														

the LOC property is described below. Table 16 summarizes the input standards compatibility requirements.

An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element by default activates to ensure a zero hold-time requirement. The NODELAY=TRUE property overrides this default.

When the IBUF does not drive a flip-flop within the IOB, the delay element de-activates by default to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.



DS001_03_060100

Figure 36: I/O Banks

Table 16: Xilinx Input Standards CompatibilityRequirements

Rule 1	All differential amplifier input signals within a bank are required to be of the same standard.
Rule 2	There are no placement restrictions for inputs with standards that require a single-ended input buffer.

IBUFG

Signals used as high fanout clock inputs to the Spartan-II device should drive a global clock input buffer (IBUFG) via an external input port in order to take advantage of one of the four dedicated global clock distribution networks. The output of the IBUFG primitive can only drive a CLKDLL, CLKDLLHF, or a BUFG primitive. The generic IBUFG primitive appears in Figure 37.



DS001_37_061200

Figure 37: Global Clock Input Buffer (IBUFG) Primitive

With no extension or property specified for the generic IBUFG primitive, the assumed standard is LVTTL.

The voltage reference signal is "banked" within the Spartan-II device on a half-edge basis such that for all packages there are eight independent V_{REF} banks internally. See Figure 36 for a representation of the I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a V_{REF} input.

IBUFG placement restrictions require any differential amplifier input signals within a bank be of the same standard. The LOC property can specify a location for the IBUFG.

As an added convenience, the BUFGP can be used to instantiate a high fanout clock input. The BUFGP primitive represents a combination of the LVTTL IBUFG and BUFG primitives, such that the output of the BUFGP can connect directly to the clock pins throughout the design.

The Spartan-II FPGA BUFGP primitive can only be placed in a global clock pad location. The LOC property can specify a location for the BUFGP.

OBUF

An OBUF must drive outputs through an external output port. The generic output buffer (OBUF) primitive appears in Figure 38.



DS001_38_061200

Figure 38: Output Buffer (OBUF) Primitive

With no extension or property specified for the generic OBUF primitive, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUF additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals. LVTTL output buffers have selectable drive strengths.

The format for LVTTL OBUF primitive names is as follows.

OBUF_<slew_rate>_<drive_strength>

<slew_rate> is either F (Fast), or S (Slow) and <drive_strength> is specified in milliamps (2, 4, 6, 8, 12, 16, or 24). The default is slew rate limited with 12 mA drive.

OBUF placement restrictions require that within a given V_{CCO} bank each OBUF share the same output source drive voltage. Input buffers of any type and output buffers that do not require V_{CCO} can be placed within any V_{CCO} bank. Table 17 summarizes the output compatibility requirements. The LOC property can specify a location for the OBUF.

Table 17: Output Standards Compatibility Requirements

Rule 1	Only outputs with standards which share compatible $\rm V_{\rm CCO}$ may be used within the same bank.
Rule 2	There are no placement restrictions for outputs with standards that do not require a $\rm V_{\rm CCO}$
V _{CCO}	Compatible Standards
3.3	LVTTL, SSTL3_I, SSTL3_II, CTT, AGP, GTL, GTL+, PCI33_3, PCI66_3
2.5	SSTL2_I, SSTL2_II, LVCMOS2, GTL, GTL+
1.5	HSTL_I, HSTL_III, HSTL_IV, GTL, GTL+

OBUFT

The generic 3-state output buffer OBUFT, shown in Figure 39, typically implements 3-state outputs or bidirectional I/O.

With no extension or property specified for the generic OBUFT primitive, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUFT can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL 3-state output buffers have selectable drive strengths.

The format for LVTTL OBUFT primitive names is as follows.

OBUFT_<slew_rate>_<drive_strength>

<slew_rate> can be either F (Fast), or S (Slow) and <drive_strength> is specified in milliamps (2, 4, 6, 8, 12, 16, or 24).



DS001_39_032300

Figure 39: 3-State Output Buffer Primitive (OBUFT

The Versatile I/O OBUFT placement restrictions require that within a given V_{CCO} bank each OBUFT share the same output source drive voltage. Input buffers of any type and output buffers that do not require V_{CCO} can be placed within the same V_{CCO} bank.

The LOC property can specify a location for the OBUFT.

3-state output buffers and bidirectional buffers can have either a weak pull-up resistor, a weak pull-down resistor, or a weak "keeper" circuit. Control this feature by adding the appropriate primitive to the output net of the OBUFT (PULLUP, PULLDOWN, or KEEPER).

The weak "keeper" circuit requires the input buffer within the IOB to sample the I/O signal. So, OBUFTs programmed for an I/O standard that requires a V_{REF} have automatic placement of a V_{REF} in the bank with an OBUFT configured with a weak "keeper" circuit. This restriction does not affect most circuit design as applications using an OBUFT configured with a weak "keeper" typically implement a bidirectional I/O. In this case the IBUF (and the corresponding V_{REF}) are explicitly placed.

The LOC property can specify a location for the OBUFT.

IOBUF

Use the IOBUF primitive for bidirectional signals that require both an input buffer and a 3-state output buffer with an active high 3-state pin. The generic input/output buffer IOBUF appears in Figure 40.

With no extension or property specified for the generic IOBUF primitive, the assumed standard is LVTTL input buffer and slew rate limited LVTTL with 12 mA drive strength for the output buffer.

The LVTTL IOBUF can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL bidirectional buffers have selectable output drive strengths.

The format for LVTTL IOBUF primitive names is as follows:

property. This property could have one of the following seven values.

DRIVE=2 DRIVE=4 DRIVE=6 DRIVE=8 DRIVE=12 (Default) DRIVE=16 DRIVE=24

Design Considerations

Reference Voltage (V_{RFF}) Pins

Low-voltage I/O standards with a differential amplifier input buffer require an input reference voltage (V_{RFF}). Provide the V_{RFF} as an external signal to the device.

The voltage reference signal is "banked" within the device on a half-edge basis such that for all packages there are eight independent V_{RFF} banks internally. See Figure 36, page 39 for a representation of the I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a V_{RFF} input.

Within each V_{REF} bank, any input buffers that require a V_{RFF} signal must be of the same type. Output buffers of any type and input buffers can be placed without requiring a reference voltage within the same V_{REF} bank.

Output Drive Source Voltage (V_{CCO}) Pins

Many of the low voltage I/O standards supported by Versatile I/Os require a different output drive source voltage (V_{CCO}) . As a result each device can often have to support multiple output drive source voltages.

The V_{CCO} supplies are internally tied together for some packages. The VQ100 and the PQ208 provide one combined $V_{\mbox{\scriptsize CCO}}$ supply. The TQ144 and the CS144 packages provide four independent V_{CCO} supplies. The FG256 and the FG456 provide eight independent V_{CCO} supplies.

Output buffers within a given V_{CCO} bank must share the same output drive source voltage. Input buffers for LVTTL, LVCMOS2, PCI33_3, and PCI 66_3 use the V_{CCO} voltage for Input V_{CCO} voltage.

Transmission Line Effects

The delay of an electrical signal along a wire is dominated by the rise and fall times when the signal travels a short distance. Transmission line delays vary with inductance and capacitance, but a well-designed board can experience delays of approximately 180 ps per inch.

Transmission line effects, or reflections, typically start at 1.5" for fast (1.5 ns) rise and fall times. Poor (or non-existent) termination or changes in the transmission line impedance cause these reflections and can cause additional delay in longer traces. As system speeds continue to increase, the effect of I/O delays can become a limiting factor and therefore transmission line termination becomes increasingly more important.

Termination Techniques

A variety of termination techniques reduce the impact of transmission line effects.

The following lists output termination techniques:

None Series Parallel (Shunt) Series and Parallel (Series-Shunt)

Input termination techniques include the following:

None Parallel (Shunt)

These termination techniques can be applied in any combination. A generic example of each combination of termination methods appears in Figure 41.





Unterminated Output Driving a Parallel Terminated Input





Series Terminated Output Driving

Series-Parallel Terminated Output

Series Terminated Output



Driving a Parallel Terminated Input VTT





DS001 41 032300

Figure 41: Overview of Standard Input and Output **Termination Methods**

Simultaneous Switching Guidelines

Ground bounce can occur with high-speed digital ICs when multiple outputs change states simultaneously, causing undesired transient behavior on an output, or in the internal logic. This problem is also referred to as the Simultaneous Switching Output (SSO) problem.

Ground bounce is primarily due to current changes in the combined inductance of ground pins, bond wires, and

HSTL Class III

A sample circuit illustrating a valid termination technique for HSTL_III appears in Figure 45. DC voltage specifications appear in Table 23 for the HSTL_III standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

HSTL Class III



Figure 45: Terminated HSTL Class III

Table	23:	HSTL	Class	III	Voltage	Specification	n
-------	-----	------	-------	-----	---------	---------------	---

Parameter	Min	Тур	Мах
V _{CCO}	1.40	1.50	1.60
V _{REF} ⁽¹⁾	-	0.90	-
V _{TT}	-	V _{CCO}	-
V _{IH}	V _{REF} + 0.1	-	-
V _{IL}	-	-	$V_{REF} - 0.1$
V _{OH}	$V_{CCO} - 0.4$	-	-
V _{OL}	-	-	0.4
I _{OH} at V _{OH} (mA)	-8	-	-
I _{OL} at V _{OL} (mA)	24	-	-

Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

HSTL Class IV

A sample circuit illustrating a valid termination technique for HSTL_IV appears in Figure 46.DC voltage specifications appear in Table 23 for the HSTL_IV standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics



Figure 46: Terminated HSTL Class IV

Table 24: HSTL Class IV Voltage Specification

Parameter	Min	Тур	Max
V _{CCO}	1.40	1.50	1.60
V _{REF}	-	0.90	-
V _{TT}	-	V _{CCO}	-
V _{IH}	V _{REF} + 0.1	-	-
V _{IL}	-	-	V _{REF} – 0.1
V _{OH}	$V_{CCO} - 0.4$	-	-
V _{OL}	-	-	0.4
I _{OH} at V _{OH} (mA)	-8	-	-
I _{OL} at V _{OL} (mA)	48	-	-

Notes:

 Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."



Spartan-II FPGA Family: DC and Switching Characteristics

DS001-3 (v2.8) June 13, 2008

Product Specification

Definition of Terms

In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All limits are representative of worst-case supply voltage and junction temperature conditions. Typical numbers are based on measurements taken at a nominal V_{CCINT} level of 2.5V and a junction temperature of 25°C. The parameters included are common to popular designs and typical applications. All specifications are subject to change without notice.

DC Specifications

Absolute Maximum Ratings⁽¹⁾

Symbol	Description	ı	Min	Max	Units
V _{CCINT}	Supply voltage relative to GND ⁽²⁾		-0.5	3.0	V
V _{CCO}	Supply voltage relative to GND ⁽²⁾		-0.5	4.0	V
V _{REF}	Input reference voltage		-0.5	3.6	V
V _{IN}	Input voltage relative to GND ⁽³⁾	5V tolerant I/O ⁽⁴⁾	-0.5	5.5	V
		No 5V tolerance ⁽⁵⁾	-0.5	V _{CCO} +0.5	V
V _{TS}	Voltage applied to 3-state output	5V tolerant I/O ⁽⁴⁾	-0.5	5.5	V
		No 5V tolerance ⁽⁵⁾	-0.5	V _{CCO} +0.5	V
T _{STG}	Storage temperature (ambient)		-65	+150	°C
TJ	Junction temperature		-	+125	°C

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

2. Power supplies may turn on in any order.

3. V_{IN} should not exceed V_{CCO} by more than 3.6V over extended periods of time (e.g., longer than a day).

4. Spartan[®]-II device I/Os are 5V Tolerant whenever the LVTTL, LVCMOS2, or PCI33_5 signal standard has been selected. With 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either +5.5V or 10 mA, and undershoot must be limited to either -0.5V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to -2.0V or overshoot to +7.0V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.

5. Without 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either V_{CCO} + 0.5V or 10 mA, and undershoot must be limited to -0.5V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to -2.0V or overshoot to V_{CCO} + 2.0V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.

6. For soldering guidelines, see the <u>Packaging Information</u> on the Xilinx[®] web site.

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

CLB Distributed RAM Switching Characteristics

			Speed	d Grade		
		-1	6		5	
Symbol	Description	Min	Max	Min	Max	Units
Sequential Dela	ys		·			
Т _{SHCKO16}	Clock CLK to X/Y outputs (WE active, 16 x 1 mode)	-	2.2	-	2.6	ns
Т _{SHCKO32}	Clock CLK to X/Y outputs (WE active, 32 x 1 mode)	-	2.5	-	3.0	ns
Setup/Hold Time	es with Respect to Clock CLK ⁽¹⁾					
T _{AS} / T _{AH}	F/G address inputs	0.7 / 0	-	0.7 / 0	-	ns
T _{DS} / T _{DH}	BX/BY data inputs (DIN)	0.8 / 0	-	0.9/0	-	ns
T _{WS} / T _{WH}	CE input (WS)	0.9/0	-	1.0/0	-	ns
Clock CLK						
T _{WPH}	Minimum pulse width, High	-	2.9	-	2.9	ns
T _{WPL}	Minimum pulse width, Low	-	2.9	-	2.9	ns
T _{WC}	Minimum clock period to meet address write cycle time	-	5.8	-	5.8	ns

Notes:

1. A zero hold time listing indicates no hold time or a negative hold time.

CLB Shift Register Switching Characteristics

			Speed	Grade		
		-6		-5		
Symbol	Description	Min	Max	Min	Max	Units
Sequential Dela	ys					
T _{REG}	Clock CLK to X/Y outputs	-	3.47	-	3.88	ns
Setup Times with	th Respect to Clock CLK					
T _{SHDICK}	BX/BY data inputs (DIN)	0.8	-	0.9	-	ns
T _{SHCECK}	CE input (WS)	0.9	-	1.0	-	ns
Clock CLK						
T _{SRPH}	Minimum pulse width, High	-	2.9	-	2.9	ns
T _{SRPL}	Minimum pulse width, Low	-	2.9	-	2.9	ns

Block RAM Switching Characteristics

		Speed Grade				
		-	6		5	
Symbol	Description	Min	Max	Min	Max	Units
Sequential Delays		<u>.</u>	<u>.</u>	<u>.</u>	<u>.</u>	<u></u>
Т _{ВСКО}	Clock CLK to DOUT output	-	3.4	-	4.0	ns
Setup/Hold Times	with Respect to Clock CLK ⁽¹⁾					
T _{BACK} / T _{BCKA}	ADDR inputs	1.4 / 0	-	1.4 / 0	-	ns
T _{BDCK} / T _{BCKD}	DIN inputs	1.4 / 0	-	1.4 / 0	-	ns
T _{BECK} / T _{BCKE}	EN inputs	2.9 / 0	-	3.2 / 0	-	ns
T _{BRCK} / T _{BCKR}	RST input	2.7 / 0	-	2.9/0	-	ns
T _{BWCK} / T _{BCKW}	WEN input	2.6 / 0	-	2.8 / 0	-	ns
Clock CLK						
T _{BPWH}	Minimum pulse width, High	-	1.9	-	1.9	ns
T _{BPWL}	Minimum pulse width, Low	-	1.9	-	1.9	ns
T _{BCCS}	CLKA -> CLKB setup time for different ports	-	3.0	-	4.0	ns

Notes:

1. A zero hold time listing indicates no hold time or a negative hold time.

TBUF Switching Characteristics

		Speed	d Grade	
		-6	-5	-
Symbol	Description	Max	Max	Units
Combinatorial Delay	rs			<u>.</u>
T _{IO}	IN input to OUT output	0	0	ns
T _{OFF}	TRI input to OUT output high impedance	0.1	0.2	ns
T _{ON}	TRI input to valid data on OUT output	0.1	0.2	ns

JTAG Test Access Port Switching Characteristics

		-(6		5	
Symbol	Description	Min	Max	Min	Max	Units
Setup and Hold Time	s with Respect to TCK					
T _{TAPTCK /} T _{TCKTAP}	TMS and TDI setup and hold times	4.0/2.0	-	4.0/2.0	-	ns
Sequential Delays	-	· · · ·				
T _{TCKTDO}	Output delay from clock TCK to output TDO	-	11.0	-	11.0	ns
FTCK	Maximum TCK clock frequency	-	33	-	33	MHz

Additional XC2S50 Package Pins (Continued)

PQ208

Not Connected Pins							
P55	P56	-	-	-	-		
11/02/00							

FG256

C3 C14 D4 D13 E5 E12 M5 M12 N4 N13 P3 P14 Vcco Bark 0 Pins Vcco Bark 1 Pins P3 P14 E8 F8 - - - E9 F9 - - - H11 H12 - - - Vcco Bark 2 Pins - - - H11 H12 - - - Vcco Bark 2 Pins - - - J11 J12 - - - Vcco Bark 3 Pins - - - - J11 J12 - - - - U9 M9 - - - - L9 M9 - - - - J5 J6 - - - - H5 H6 - - - - <t< th=""><th></th><th colspan="7">V_{CCINT} Pins</th></t<>		V _{CCINT} Pins						
M5 M12 N4 N13 P3 P14 V _{CCO} Bank 0 Pins V P14 V P14 E8 F8 - - - - E9 F9 - - - - H11 H12 - - - - WCCO Bank 2 Pins VCCO Bank 3 Pins - - - J11 J12 - - - - VCCO Bank 3 Pins - - - - J11 J12 - - - - U9 M9 - - - - L9 M9 - - - - U9 M9 - - - - L9 M9 - - - - L9 M9 - - - - J5 J6 - - - - -	C3	C14	D4	D13	E5	E12		
V _{CCO} Bark 0 Pins E8 F8 - - - V _{CCO} Bark 1 Pins E9 F9 - - - V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins L9 M9 - - - - L9 M9 - - - - - L8 M8 - - - - - Structure of the structure	M5	M12	N4	N13	P3	P14		
E8 F8 - - - - - E9 F9 - - - - - E9 F9 - - - - - H11 H12 - - - - - H11 H12 - - - - - J11 J12 - - - - - L9 M9 - - - - - - L9 M9 - - - - - - L8 M8 - - - - - - H5 H6 - - - - - -			V _{CCO} Ba	nk 0 Pins				
V _{CCO} Bark 1 Pins E9 F9 - - - V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins L9 M9 - - - - V _{CCO} Bark 5 Pins L8 M8 - - - - V _{CCO} Bark 5 Pins J5 J6 - - - - J5 J6 - - - - - H5 H6 - - - - - H5 H6 - - - - - H5 H6 - - - - - M1 A16 B2 B15 F6 F7 F10 F11 G6 G7	E8	F8	-	-	-	-		
E9 F9 - - - - H11 H12 - - - - H11 H12 - - - - J11 J12 - - - - J11 J12 - - - - U11 J12 - - - - J11 J12 - - - - U11 M9 - - - - U20 M9 - - - - - L8 M8 - - - - - H5 H6 - - - - - A1 A16 B2 B15 F6 F7 </td <td colspan="8">V_{CCO} Bank 1 Pins</td>	V _{CCO} Bank 1 Pins							
V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins U - - V _{CCO} Bark 4 Pins L9 M9 - - - V _{CCO} Bark 5 Pins L8 M8 - - V _{CCO} Bark 6 Pins J5 J6 - J5 J6 - J5 J6 - J5 J6 - J11 C V _{CCO} Bark 7 Pins H5 H6 - - GND Pins A1 A16 B2 B15 F6 F7 F1 F1 G6 G7 G8 G9 G10 J1	E9	F9	-	-	-	-		
H11 H12 - - - - V _{CCO} Bark 3 Pins J11 J12 - - - VCCO Bark 4 Pins V V Pins - L9 M9 - - - - V2CCO Bark 5 Pins V - - - L8 M8 - - - - J5 J6 - - - - J5 J6 - - - - H5 H6 - - - - K11 G66 G7 G8 G9 G9 G10 K11 L6 L7 J7 J8 J9 J10 K6 K7 K8 K9 K10			V _{CCO} Ba	nk 2 Pins				
V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins L9 M9 - - - - V _{CCO} Bark 4 Pins L9 M9 - - - - V _{CCO} Bark 5 Pins L8 M8 - - - - V _{CCO} Bark 6 Pins J5 J6 - - - - J5 J6 - - - - J5 J6 - <t< td=""><td>H11</td><td>H12</td><td>-</td><td>-</td><td>-</td><td>-</td></t<>	H11	H12	-	-	-	-		
J11 J12 - - - - V _{CCO} Bark 4 Pins L9 M9 - - - V _{CCO} Bark 5 Pins L8 M8 - - - L8 M8 - - - - J5 J6 - - - - J5 J6 - - - - H5 H6 - - - - K11 G6 G7 G8 G9 G10 G10 G11 H7 H8 H9 H10 J7 J7 J8 J9 J10 K6 K7 K8 K9 K10 <th< td=""><td></td><td></td><td>V_{CCO} Ba</td><td>nk 3 Pins</td><td></td><td></td></th<>			V _{CCO} Ba	nk 3 Pins				
V _{CCO} Bark 4 Pins L9 M9 - - - V _{CCO} Bark 5 Pins L8 M8 - - - - L8 M8 - - - - - J5 M6 - - - - - J5 J6 - - - - - M5 H6 - - - - - H5 H6 - - - - - H5 H6 - - - - - H5 H6 - - - - - M1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7	J11	J12	-	-	-	-		
L9 M9 -	V _{CCO} Bank 4 Pins							
V _{CCO} Bark 5 Pins L8 M8 - - - V_{CCO} Bark 6 Pins V V O - - J5 J6 - - - - - J5 J6 - - Pins - - H5 H6 - - - - - H5 H6 - </td <td>L9</td> <td>M9</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	L9	M9	-	-	-	-		
L8 M8 - 1 <th1< th=""> 1 1 <th1< th=""></th1<></th1<>	V _{CCO} Bank 5 Pins							
V _{CCO} Bark 6 Pins J5 J6 - - - V _{CCO} Bark 7 Pins H5 H6 - - - - H5 H6 - - - - - H5 H6 - - - - - - H5 H6 P - - - - - H5 H6 P - - - - - H5 H6 P - - - - - H5 H6 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 <td>L8</td> <td>M8</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	L8	M8	-	-	-	-		
J5 J6 - - - - V _{CCO} Bark 7 Pins H5 H6 - - - - H5 H6 - - - - - H5 H6 - - - - - - K1 A16 B2 B15 F6 F7 F1 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -		V _{CCO} Bank 6 Pins						
V _{CCO} Bark 7 Pins H5 H6 - - - GND Pins A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	J5	J6	-	-	-	-		
H5 H6 - - - - GND Pins A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -			V _{CCO} Ba	nk 7 Pins				
GND Pins A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	H5	H6	-	-	-	-		
A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -			GND	Pins				
F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	A1	A16	B2	B15	F6	F7		
G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	F10	F11	G6	G7	G8	G9		
J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	G10	G11	H7	H8	H9	H10		
K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	J7	J8	J9	J10	K6	K7		
L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	K8	K9	K10	K11	L6	L7		
Not Connected Pins P4 R4 - - - -	L10	L11	R2	R15	T1	T16		
P4 R4			Not Conne	ected Pins				
	P4	R4	-	-	-	-		

11/02/00

XC2S100 Device Pinouts

XC2S100 Name	Pad					Bndry
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
GND	-	P143	P1	GND*	GND*	-
TMS	-	P142	P2	D3	D3	-
I/O	7	P141	P3	C2	B1	185
I/O	7	-	-	A2	F5	191
I/O	7	P140	P4	B1	D2	194
I/O	7	-	-	-	E3	197
I/O	7	-	-	E3	G5	200
I/O	7	-	P5	D2	F3	203
GND	-	-	-	GND*	GND*	-
V _{CCO}	7	-	-	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
I/O, V _{REF}	7	P139	P6	C1	E2	206

XC2S100 Device Pinouts (Continued)

XC2S100 Name	Pad					Pndny
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
I/O	7	-	P7	F3	E1	209
I/O	7	-	-	E2	H5	215
I/O	7	P138	P8	E4	F2	218
I/O	7	-	-	-	F1	221
I/O, V _{REF}	7	P137	P9	D1	H4	224
I/O	7	P136	P10	E1	G1	227
GND	-	P135	P11	GND*	GND*	-
V _{CCO}	7	-	P12	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
V _{CCINT}	-	-	P13	V _{CCINT} *	V_{CCINT}^{*}	-
I/O	7	P134	P14	F2	H3	230
I/O	7	P133	P15	G3	H2	233
I/O	7	-	-	F1	J5	236
I/O	7	-	P16	F4	J2	239
I/O	7	-	P17	F5	K5	245
I/O	7	-	P18	G2	K1	248
GND	-	-	P19	GND*	GND*	-
I/O, V _{REF}	7	P132	P20	H3	K3	251
I/O	7	P131	P21	G4	K4	254
I/O	7	-	-	H2	L6	257
I/O	7	P130	P22	G5	L1	260
I/O	7	-	P23	H4	L4	266
I/O, IRDY ⁽¹⁾	7	P129	P24	G1	L3	269
GND	-	P128	P25	GND*	GND*	-
V _{CCO}	7	P127	P26	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
V _{CCO}	6	P127	P26	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
I/O, TRDY ⁽¹⁾	6	P126	P27	J2	M1	272
V _{CCINT}	-	P125	P28	V_{CCINT}^{*}	V_{CCINT}^{*}	-
I/O	6	P124	P29	H1	M3	281
I/O	6	-	-	J4	M4	284
I/O	6	P123	P30	J1	M5	287
I/O, V _{REF}	6	P122	P31	J3	N2	290
GND	-	-	P32	GND*	GND*	-
I/O	6	-	P33	K5	N3	293
I/O	6	-	P34	K2	N4	296
I/O	6	-	P35	K1	P2	302
I/O	6	-	-	K3	P4	305
I/O	6	P121	P36	L1	P3	308
I/O	6	P120	P37	L2	R2	311

Additional XC2S100 Package Pins

TQ144

	Not Connected Pins							
P104	P105	-	-	-	-			
11/02/00								

PQ208

		Not Conne	ected Pins		
P55	P56	-	-	-	-
11/02/00					

FG256

V _{CCINT} Pins							
C3	C14	D4	D13	E5	E12		
M5	M12	N4	N13	P3	P14		
		V _{CCO} Ba	nk 0 Pins				
E8	F8	-	-	-	-		
		V _{CCO} Ba	nk 1 Pins				
E9	F9	-	-	-	-		
		V _{CCO} Ba	nk 2 Pins				
H11	H12	-	-	-	-		
V _{CCO} Bank 3 Pins							
J11	J12	-	-	-	-		
V _{CCO} Bank 4 Pins							
L9	M9	-	-	-	-		
V _{CCO} Bank 5 Pins							
L8	M8	-	-	-	-		
		V _{CCO} Ba	nk 6 Pins				
J5	J6	-	-	-	-		
		V _{CCO} Ba	nk 7 Pins				
H5	H6	-	-	-	-		
		GND	Pins				
A1	A16	B2	B15	F6	F7		
F10	F11	G6	G7	G8	G9		
G10	G11	H7	H8	H9	H10		
J7	J8	J9	J10	K6	K7		
K8	K9	K10	K11	L6	L7		
L10	L11	R2	R15	T1	T16		
		Not Conne	ected Pins				
P4	R4	-	-	-	-		

11/02/00

FG456

V _{CCINT} Pins								
E5	E18	F6	F17	G7	G8			
G9	G14	G15	G16	H7	H16			
J7	J16	P7	P16	R7	R16			
T7	T8	Т9	T14	T15	T16			
U6	U17	V5	V18	-	-			
	V _{CCO} Bank 0 Pins							

Additional XC2S100 Package Pins (Continued)

V _{CCO} Bank 1 Pins F13 F14 F15 F16 G12 G13 V _{CCO} Bank 2 Pins G17 H17 J17 K16 K17 L16 V _{CCO} Bank 3 Pins M16 N16 N17 P17 R17 T17 V _{CCO} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CCO} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CCO} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CCO} Bank 6 Pins M7 N6 N7 P6 R6 T6 G66 H6 J6 K6 K7 L7 G10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 <th< th=""></th<>
F13 F14 F15 F16 G12 G13 V _{CC0} Bank 2 Pins G17 H17 J17 K16 K17 L16 V _{CC0} Bank 3 Pins M16 N16 N17 P17 R17 T17 V _{CC0} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CC0} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CC0} Bank 6 Pins M7 N6 N7 P6 R6 T6 G10 T11 U10 U7 U8 U9 V _{CC0} Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14
V _{CCO} Bank 2 Pins G17 H17 J17 K16 K17 L16 V _{CCO} Bank 3 Pins M16 N16 N17 P17 R17 T17 V _{CCO} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CCO} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CCO} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CCO} Bank 6 Pins M7 N6 N7 P6 R6 T6 G10 T11 U10 U7 U8 U9 V _{CCO} Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11
G17 H17 J17 K16 K17 L16 V _{CC0} Bank 3 Pins M16 N16 N17 P17 R17 T17 V _{CC0} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CC0} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CC0} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CC0} Bank 5 Pins M7 N6 N7 P6 R6 T6 G66 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M1
V _{CCO} Bank 3 Pins M16 N16 N17 P17 R17 T17 V _{CCO} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CCO} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CCO} Bank 6 Pins M7 N6 N7 P6 R6 T6 GRA K6 K7 L7 GRA K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 M9 N10 N11 N12 N13 N14 P9 P10
M16 N16 N17 P17 R17 T17 V _{CC0} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CC0} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CC0} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CC0} Bank 6 Pins M7 N6 N7 P6 R6 T6 GR H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14
V _{CCO} Bank 4 Pins T12 T13 U13 U14 U15 U16 V _{CCO} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CCO} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CCO} Bank 6 Pins M7 N6 N7 P6 R6 T6 CCO Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14 Y20 AA2 AA21
T12 T13 U13 U14 U15 U16 V _{CC0} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CC0} Bank 6 Pins M7 N6 N7 P6 R6 T6 V _{CC0} Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
V _{CCO} Bank 5 Pins T10 T11 U10 U7 U8 U9 V _{CCO} Bank 6 Pins M7 N6 N7 P6 R6 T6 V _{CCO} Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A4 A5 A6 A12 A13
T10 T11 U10 U7 U8 U9 V _{CC0} Bank 6 Pins M7 N6 N7 P6 R6 T6 V _{CC0} Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
V _{CCO} Bank 6 Pins M7 N6 N7 P6 R6 T6 V _{CCO} Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
M7 N6 N7 P6 R6 T6 V _{CC0} Bark 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
V _{CCO} Bank 7 Pins G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 A2 A4 A5 A6 A12 A13
G6 H6 J6 K6 K7 L7 GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 A2 A4 A5 A6 A12 A13
GND Pins A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
A1 A22 B2 B21 C3 C20 J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
J9 J10 J11 J12 J13 J14 K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
K9 K10 K11 K12 K13 K14 L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
L9 L10 L11 L12 L13 L14 M9 M10 M11 M12 M13 M14 N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
M9 M10 M11 M12 M13 M14 N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
N9 N10 N11 N12 N13 N14 P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
P9 P10 P11 P12 P13 P14 Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
Y3 Y20 AA2 AA21 AB1 AB22 Not Connected Pins A2 A4 A5 A6 A12 A13
Not Connected Pins A2 A4 A5 A6 A12 A13
A2 A4 A5 A6 A12 A13
A14 A15 A17 B3 B6 B8
B11 B14 B16 B19 C1 C2
C8 C9 C12 C18 C22 D1
D4 D5 D10 D18 D19 D21
E4 E11 E13 E15 E16 E17
E19 E22 F4 F11 F22 G2
G3 G4 G19 G22 H1 H21
J1 J3 J4 J19 J20 K2
K18 K19 L2 L5 L18 L19
M2 M6 M17 M18 M21 N1
N5 N19 P1 P5 P19 P22
R1 R3 R20 R22 T5 T19
U3 U11 U18 V1 V2 V10
V12 V17 V3 V4 V6 V8
V20 V21 V22 W4 W5 W9
W13 W14 W15 W16 W19 Y5
Y14 Y18 Y22 AA1 AA3 AA6
AA9 AA10 AA11 AA16 AA17 AA18
AA22 AB3 AB4 AB7 AB8 AB12
AB14 AB21

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	6	P46	P1	T4	404
I/O	6	-	L5	W1	407
I/O	6	-	-	V2	410
I/O	6	-	-	U4	413
I/O	6	P47	N2	Y1	416
GND	-	-	GND*	GND*	-
I/O	6	-	M4	W2	419
I/O	6	-	-	V3	422
I/O	6	-	-	V4	425
I/O	6	P48	R1	Y2	428
I/O	6	P49	M3	W3	431
M1	-	P50	P2	U5	434
GND	-	P51	GND*	GND*	-
MO	-	P52	N3	AB2	435
V _{CCO}	6	P53	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
V _{CCO}	5	P53	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
M2	-	P54	R3	Y4	436
I/O	5	-	-	W5	443
I/O	5	-	-	AB3	446
I/O	5	-	N5	V7	449
GND	-	-	GND*	GND*	-
I/O	5	P57	T2	Y6	452
I/O	5	-	-	AA4	455
I/O	5	-	-	AB4	458
I/O	5	-	P5	W6	461
I/O	5	P58	Т3	Y7	464
GND	-	-	GND*	GND*	-
V _{CCO}	5	-	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
I/O, V _{REF}	5	P59	T4	AA5	467
I/O	5	P60	M6	AB5	470
I/O	5	-	-	V8	473
I/O	5	-	-	AA6	476
I/O	5	-	T5	AB6	479
I/O	5	P61	N6	AA7	482
I/O	5	-	-	W7	485
I/O, V _{REF}	5	P62	R5	W8	488
I/O	5	P63	P6	Y8	491
GND	-	P64	GND*	GND*	-

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
V _{CCO}	5	P65	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCINT}	-	P66	V _{CCINT} *	V _{CCINT} *	-
I/O	5	P67	R6	AA8	494
I/O	5	P68	M7	V9	497
I/O	5	-	-	W9	503
I/O	5	-	-	AB9	506
I/O	5	P69	N7	Y9	509
I/O	5	-	-	V10	512
I/O	5	P70	T6	W10	518
I/O	5	P71	P7	AB10	521
GND	-	P72	GND*	GND*	-
V _{CCO}	5	-	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
I/O, V _{REF}	5	P73	P8	Y10	524
I/O	5	P74	R7	V11	527
I/O	5	-	T7	W11	530
I/O	5	P75	T8	AB11	533
I/O	5	-	-	U11	536
V _{CCINT}	-	P76	V _{CCINT} *	V _{CCINT} *	-
I, GCK1	5	P77	R8	Y11	545
V _{CCO}	5	P78	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCO}	4	P78	V _{CCO} Bank 4*	V _{CCO} Bank 4*	-
GND	-	P79	GND*	GND*	-
I, GCK0	4	P80	N8	W12	546
I/O	4	P81	N9	U12	550
I/O	4	-	-	V12	553
I/O	4	P82	R9	Y12	556
I/O	4	-	N10	AA12	559
I/O	4	P83	Т9	AB13	562
I/O, V _{REF}	4	P84	P9	AA13	565
V _{CCO}	4	-	V _{CCO} Bank 4*	V _{CCO} Bank 4*	-
GND	-	P85	GND*	GND*	-
I/O	4	P86	M10	Y13	568
I/O	4	P87	R10	V13	571
I/O	4	-	-	W14	577
I/O	4	P88	P10	AA14	580
I/O	4	-	-	V14	583
I/O	4	-	-	Y14	586
I/O	4	P89	T10	AB15	592

XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	6	-	-	T2	449
I/O	6	P43	L4	U1	452
GND	-	-	GND*	GND*	-
I/O	6	-	M2	R5	455
I/O	6	-	-	V1	458
I/O	6	-	-	T5	461
I/O	6	P44	L3	U2	464
I/O, V _{REF}	6	P45	N1	Т3	467
V _{CCO}	6	-	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
GND	-	-	GND*	GND*	-
I/O	6	P46	P1	T4	470
I/O	6	-	L5	W1	473
GND	-	-	GND*	GND*	-
I/O	6	-	-	V2	476
I/O	6	-	-	U4	482
I/O, V _{REF}	6	P47	N2	Y1	485
GND	-	-	GND*	GND*	-
I/O	6	-	M4	W2	488
I/O	6	-	-	V3	491
I/O	6	-	-	V4	494
I/O	6	P48	R1	Y2	500
I/O	6	P49	M3	W3	503
M1	-	P50	P2	U5	506
GND	-	P51	GND*	GND*	-
MO	-	P52	N3	AB2	507
V _{CCO}	6	P53	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
V _{CCO}	5	P53	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
M2	-	P54	R3	Y4	508
I/O	5	-	-	W5	518
I/O	5	-	-	AB3	521
I/O	5	-	N5	V7	524
GND	-	-	GND*	GND*	-
I/O, V _{REF}	5	P57	T2	Y6	527
I/O	5	-	-	AA4	530
I/O	5	-	-	AB4	536
I/O	5	-	P5	W6	539
I/O	5	P58	Т3	Y7	542
GND	-	-	GND*	GND*	-

XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
V _{CCO}	5	-	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
I/O, V _{REF}	5	P59	T4	AA5	545
I/O	5	P60	M6	AB5	548
I/O	5	-	-	V8	551
I/O	5	-	-	AA6	554
I/O	5	-	T5	AB6	557
GND	-	-	GND*	GND*	-
I/O	5	P61	N6	AA7	560
I/O	5	-	-	W7	563
I/O, V _{REF}	5	P62	R5	W8	569
I/O	5	P63	P6	Y8	572
GND	-	P64	GND*	GND*	-
V _{CCO}	5	P65	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCINT}	-	P66	V _{CCINT} *	V _{CCINT} *	-
I/O	5	P67	R6	AA8	575
I/O	5	P68	M7	V9	578
I/O	5	-	-	AB8	581
I/O	5	-	-	W9	584
I/O	5	-	-	AB9	587
GND	-	-	GND*	GND*	-
I/O	5	P69	N7	Y9	590
I/O	5	-	-	V10	593
I/O	5	-	-	AA9	596
I/O	5	P70	Т6	W10	599
I/O	5	P71	P7	AB10	602
GND	-	P72	GND*	GND*	-
V _{CCO}	5	-	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
I/O, V _{REF}	5	P73	P8	Y10	605
I/O	5	P74	R7	V11	608
I/O	5	-	-	AA10	614
I/O	5	-	T7	W11	617
I/O	5	P75	Т8	AB11	620
I/O	5	-	-	U11	623
V _{CCINT}	-	P76	V _{CCINT} *	V _{CCINT} *	-
I, GCK1	5	P77	R8	Y11	635
V _{CCO}	5	P78	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCO}	4	P78	V _{CCO} Bank 4*	V _{CCO} Bank 4*	-
GND	-	P79	GND*	GND*	-

XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
V _{CCO}	3	P117	V _{CCO} Bank 3*	V _{CCO} Bank 3*	-
V _{CCINT}	-	P118	V _{CCINT} *	V _{CCINT} *	-
I/O (D5)	3	P119	M16	R21	833
I/O	3	P120	K14	P18	836
I/O	3	-	-	R22	839
I/O	3	-	-	P19	842
I/O	3	-	L16	P20	845
GND	-	-	GND*	GND*	-
I/O	3	P121	K13	P21	848
I/O	3	-	-	N19	851
I/O	3	-	-	P22	854
I/O	3	P122	L15	N18	857
I/O	3	P123	K12	N20	860
GND	-	P124	GND*	GND*	-
V _{CCO}	3	-	V _{CCO} Bank 3*	V _{CCO} Bank 3*	-
I/O, V _{REF}	3	P125	K16	N21	863
I/O (D4)	3	P126	J16	N22	866
I/O	3	-	-	M17	872
I/O	3	-	J14	M19	875
I/O	3	P127	K15	M20	878
I/O	3	-	-	M18	881
V _{CCINT}	-	P128	V _{CCINT} *	V _{CCINT} *	-
I/O, TRDY ⁽¹⁾	3	P129	J15	M22	890
V _{CCO}	3	P130	V _{CCO} Bank 3*	V _{CCO} Bank 3*	-
V _{CCO}	2	P130	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	P131	GND*	GND*	-
I/O, IRDY ⁽¹⁾	2	P132	H16	L20	893
I/O	2	P133	H14	L17	896
I/O	2	-	-	L18	902
I/O	2	P134	H15	L21	905
I/O	2	-	J13	L22	908
I/O	2	-	-	K19	911
I/O (D3)	2	P135	G16	K20	917
I/O, V _{REF}	2	P136	H13	K21	920
V _{CCO}	2	-	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	P137	GND*	GND*	-
I/O	2	P138	G14	K22	923
I/O	2	P139	G15	J21	926

XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndrv
Function	Bank	PQ208	FG256	FG456	Scan
I/O	2	-	-	K18	929
I/O	2	-	-	J20	932
I/O	2	P140	G12	J18	935
GND	-	-	GND*	GND*	-
I/O	2	-	F16	J22	938
I/O	2	-	-	J19	941
I/O	2	-	-	H21	944
I/O	2	P141	G13	H19	947
I/O (D2)	2	P142	F15	H20	950
V _{CCINT}	-	P143	V _{CCINT} *	V _{CCINT} *	-
V _{CCO}	2	P144	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	P145	GND*	GND*	-
I/O (D1)	2	P146	E16	H22	953
I/O, V _{REF}	2	P147	F14	H18	956
I/O	2	-	-	G21	962
I/O	2	P148	D16	G18	965
GND	-	-	GND*	GND*	-
I/O	2	-	F12	G20	968
I/O	2	-	-	G19	971
I/O	2	-	-	F22	974
I/O	2	P149	E15	F19	977
I/O, V _{REF}	2	P150	F13	F21	980
V _{CCO}	2	-	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	-	GND*	GND*	-
I/O	2	P151	E14	F20	983
I/O	2	-	C16	F18	986
GND	-	-	GND*	GND*	-
I/O	2	-	-	E22	989
I/O	2	-	-	E21	995
I/O, V _{REF}	2	P152	E13	D22	998
GND	-	-	GND*	GND*	-
I/O	2	-	B16	E20	1001
I/O	2	-	-	D21	1004
I/O	2	-	-	C22	1007
I/O (DIN, D0)	2	P153	D14	D20	1013
I/O (DOUT, BUSY)	2	P154	C15	C21	1016
CCLK	2	P155	D15	B22	1019
V _{CCO}	2	P156	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-

XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
V _{CCO}	1	P156	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
TDO	2	P157	B14	A21	-
GND	-	P158	GND*	GND*	-
TDI	-	P159	A15	B20	-
I/O (<u>CS</u>)	1	P160	B13	C19	0
I/O (WRITE)	1	P161	C13	A20	3
I/O	1	-	-	B19	9
I/O	1	-	-	C18	12
I/O	1	-	C12	D17	15
GND	-	-	GND*	GND*	-
I/O, V _{REF}	1	P162	A14	A19	18
I/O	1	-	-	B18	21
I/O	1	-	-	E16	27
I/O	1	-	D12	C17	30
I/O	1	P163	B12	D16	33
GND	-	-	GND*	GND*	-
V _{CCO}	1	-	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
I/O, V _{REF}	1	P164	C11	A18	36
I/O	1	P165	A13	B17	39
I/O	1	-	-	E15	42
I/O	1	-	-	A17	45
I/O	1	-	D11	D15	48
GND	-	-	GND*	GND*	-
I/O	1	P166	A12	C16	51
I/O	1	-	-	D14	54
I/O, V _{REF}	1	P167	E11	E14	60
I/O	1	P168	B11	A16	63
GND	-	P169	GND*	GND*	-
V _{CCO}	1	P170	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
V _{CCINT}	-	P171	V _{CCINT} *	V_{CCINT}^{*}	-
I/O	1	P172	A11	C15	66
I/O	1	P173	C10	B15	69
I/O	1	-	-	E13	72
I/O	1	-	-	A15	75
I/O	1	-	-	F12	78
GND	-	-	GND*	GND*	-
I/O	1	P174	B10	C14	81
I/O	1	-	-	B14	84
I/O	1	-	-	A14	87

XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	1	P175	D10	D13	90
I/O	1	P176	A10	C13	93
GND	-	P177	GND*	GND*	-
V _{CCO}	1	-	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
I/O, V _{REF}	1	P178	B9	B13	96
I/O	1	P179	E10	E12	99
I/O	1	-	-	A13	105
I/O	1	-	A9	B12	108
I/O	1	P180	D9	D12	111
I/O	1	-	-	C12	114
I/O	1	P181	A8	D11	120
I, GCK2	1	P182	C9	A11	126
GND	-	P183	GND*	GND*	-
V _{CCO}	1	P184	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
V _{CCO}	0	P184	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
I, GCK3	0	P185	B8	C11	127
V _{CCINT}	-	P186	V_{CCINT}^{*}	V_{CCINT}^{*}	-
I/O	0	-	-	E11	137
I/O	0	P187	A7	A10	140
I/O	0	-	D8	B10	143
I/O	0	-	-	F11	146
I/O	0	P188	A6	C10	152
I/O, V _{REF}	0	P189	B7	A9	155
V _{CCO}	0	-	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
GND	-	P190	GND*	GND*	-
I/O	0	P191	C8	B9	158
I/O	0	P192	D7	E10	161
I/O	0	-	-	C9	164
I/O	0	-	-	D10	167
I/O	0	P193	E7	A8	170
GND	-	-	GND*	GND*	-
I/O	0	-	-	D9	173
I/O	0	-	-	B8	176
I/O	0	-	-	C8	179
I/O	0	P194	C7	E9	182
I/O	0	P195	B6	A7	185
V _{CCINT}	-	P196	V _{CCINT} *	V _{CCINT} *	-
V _{CCO}	0	P197	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-