
# E·XFL

#### AMD Xilinx - XC2S30-5CSG144I Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |                                                             |
|--------------------------------|-------------------------------------------------------------|
| Product Status                 | Active                                                      |
| Number of LABs/CLBs            | 216                                                         |
| Number of Logic Elements/Cells | 972                                                         |
| Total RAM Bits                 | 24576                                                       |
| Number of I/O                  | 92                                                          |
| Number of Gates                | 30000                                                       |
| Voltage - Supply               | 2.375V ~ 2.625V                                             |
| Mounting Type                  | Surface Mount                                               |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                          |
| Package / Case                 | 144-TFBGA, CSPBGA                                           |
| Supplier Device Package        | 144-LCSBGA (12x12)                                          |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc2s30-5csg144i |
|                                |                                                             |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **General Overview**

The Spartan-II family of FPGAs have a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), surrounded by a perimeter of programmable Input/Output Blocks (IOBs). There are four Delay-Locked Loops (DLLs), one at each corner of the die. Two columns of block RAM lie on opposite sides of the die, between the CLBs and the IOB columns. These functional elements are interconnected by a powerful hierarchy of versatile routing channels (see Figure 1).

Spartan-II FPGAs are customized by loading configuration data into internal static memory cells. Unlimited reprogramming cycles are possible with this approach. Stored values in these cells determine logic functions and interconnections implemented in the FPGA. Configuration data can be read from an external serial PROM (master serial mode), or written into the FPGA in slave serial, slave parallel, or Boundary Scan modes.

Spartan-II FPGAs are typically used in high-volume applications where the versatility of a fast programmable solution adds benefits. Spartan-II FPGAs are ideal for shortening product development cycles while offering a cost-effective solution for high volume production.

Spartan-II FPGAs achieve high-performance, low-cost operation through advanced architecture and semiconductor technology. Spartan-II devices provide system clock rates up to 200 MHz. In addition to the conventional benefits of high-volume programmable logic solutions, Spartan-II FPGAs also offer on-chip synchronous single-port and dual-port RAM (block and distributed form), DLL clock drivers, programmable set and reset on all flip-flops, fast carry logic, and many other features.




Figure 1: Basic Spartan-II Family FPGA Block Diagram

# 

DS001-2 (v2.8) June 13, 2008

## **Architectural Description**

#### Spartan-II FPGA Array

The Spartan<sup>®</sup>-II field-programmable gate array, shown in Figure 2, is composed of five major configurable elements:

- IOBs provide the interface between the package pins and the internal logic
- CLBs provide the functional elements for constructing most logic
- Dedicated block RAM memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- Versatile multi-level interconnect structure

As can be seen in Figure 2, the CLBs form the central logic structure with easy access to all support and routing structures. The IOBs are located around all the logic and

# Spartan-II FPGA Family: Functional Description

#### **Product Specification**

memory elements for easy and quick routing of signals on and off the chip.

Values stored in static memory cells control all the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

Each of these elements will be discussed in detail in the following sections.

#### **Input/Output Block**

The Spartan-II FPGA IOB, as seen in Figure 2, features inputs and outputs that support a wide variety of I/O signaling standards. These high-speed inputs and outputs are capable of supporting various state of the art memory and bus interfaces. Table 3 lists several of the standards which are supported along with the required reference, output and termination voltages needed to meet the standard.




Figure 2: Spartan-II FPGA Input/Output Block (IOB)

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

The three IOB registers function either as edge-triggered D-type flip-flops or as level-sensitive latches. Each IOB has a clock signal (CLK) shared by the three registers and independent Clock Enable (CE) signals for each register. In addition to the CLK and CE control signals, the three registers share a Set/Reset (SR). For each register, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

A feature not shown in the block diagram, but controlled by the software, is polarity control. The input and output buffers and all of the IOB control signals have independent polarity controls.

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration all outputs not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs may optionally be pulled up.

| Table 3: | Standards | Supported by | / I/O ( <sup>-</sup> | Typical Va | lues) |
|----------|-----------|--------------|----------------------|------------|-------|
|----------|-----------|--------------|----------------------|------------|-------|

| I/O Standard                  | Input<br>Reference<br>Voltage<br>(V <sub>REF</sub> ) | Output<br>Source<br>Voltage<br>(V <sub>CCO</sub> ) | Board<br>Termination<br>Voltage<br>(V <sub>TT</sub> ) |
|-------------------------------|------------------------------------------------------|----------------------------------------------------|-------------------------------------------------------|
| LVTTL (2-24 mA)               | N/A                                                  | 3.3                                                | N/A                                                   |
| LVCMOS2                       | N/A                                                  | 2.5                                                | N/A                                                   |
| PCI (3V/5V,<br>33 MHz/66 MHz) | N/A                                                  | 3.3                                                | N/A                                                   |
| GTL                           | 0.8                                                  | N/A                                                | 1.2                                                   |
| GTL+                          | 1.0                                                  | N/A                                                | 1.5                                                   |
| HSTL Class I                  | 0.75                                                 | 1.5                                                | 0.75                                                  |
| HSTL Class III                | 0.9                                                  | 1.5                                                | 1.5                                                   |
| HSTL Class IV                 | 0.9                                                  | 1.5                                                | 1.5                                                   |
| SSTL3 Class I<br>and II       | 1.5                                                  | 3.3                                                | 1.5                                                   |
| SSTL2 Class I<br>and II       | 1.25                                                 | 2.5                                                | 1.25                                                  |
| СТТ                           | 1.5                                                  | 3.3                                                | 1.5                                                   |
| AGP-2X                        | 1.32                                                 | 3.3                                                | N/A                                                   |

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration. All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5V compliance, and one that does not. For 5V compliance, a zener-like structure connected to ground turns on when the output rises to approximately 6.5V. When 5V compliance is not required, a conventional clamp diode may be connected to the output supply voltage, V<sub>CCO</sub>. The type of over-voltage protection can be selected independently for each pad.

All Spartan-II FPGA IOBs support IEEE 1149.1-compatible boundary scan testing.

#### Input Path

A buffer In the Spartan-II FPGA IOB input path routes the input signal either directly to internal logic or through an optional input flip-flop.

An optional delay element at the D-input of this flip-flop eliminates pad-to-pad hold time. The delay is matched to the internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.

Each input buffer can be configured to conform to any of the low-voltage signaling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage,  $V_{REF}$ . The need to supply  $V_{REF}$  imposes constraints on which standards can used in close proximity to each other. See "I/O Banking," page 9.

There are optional pull-up and pull-down resistors at each input for use after configuration.

#### **Output Path**

The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.

The 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides synchronous enable and disable.

Each output driver can be individually programmed for a wide range of low-voltage signaling standards. Each output buffer can source up to 24 mA and sink up to 48 mA. Drive strength and slew rate controls minimize bus transients.

In most signaling standards, the output high voltage depends on an externally supplied V<sub>CCO</sub> voltage. The need to supply V<sub>CCO</sub> imposes constraints on which standards can be used in close proximity to each other. See "I/O Banking".

An optional weak-keeper circuit is connected to each output. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source signal, the weak keeper holds the signal in its last state if all




Figure 7: BUFT Connections to Dedicated Horizontal Bus Lines

#### **Clock Distribution**

The Spartan-II family provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 8.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.

Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is selected either from these pads or from signals in the general purpose routing. Global clock pins do not have the option for internal, weak pull-up resistors.




Figure 8: Global Clock Distribution Network

#### Delay-Locked Loop (DLL)

Associated with each global clock input buffer is a fully digital Delay-Locked Loop (DLL) that can eliminate skew between the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Additional delay is introduced such that clock edges reach internal flip-flops exactly one clock period after they arrive at the input. This closed-loop system effectively eliminates clock-distribution delay by ensuring that clock edges arrive at internal flip-flops in synchronism with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16. It has six outputs.

The DLL also operates as a clock mirror. By driving the output from a DLL off-chip and then back on again, the DLL can be used to deskew a board level clock among multiple Spartan-II devices.

In order to guarantee that the system clock is operating correctly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process until after it has achieved lock.

#### **Boundary Scan**

Spartan-II devices support all the mandatory boundaryscan instructions specified in the IEEE standard 1149.1. A Test Access Port (TAP) and registers are provided that implement the EXTEST, SAMPLE/PRELOAD, and BYPASS instructions. The TAP also supports two USERCODE instructions and internal scan chains.

The TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the V<sub>CCO</sub> for Bank 2 must be 3.3V. Otherwise, TDO switches rail-to-rail between ground and V<sub>CCO</sub>. TDI, TMS, and TCK have a default internal weak pull-up resistor, and TDO has no default resistor. Bitstream options allow setting any of the four TAP pins to have an internal pull-up, pull-down, or neither.

# Configuration

Configuration is the process by which the bitstream of a design, as generated by the Xilinx software, is loaded into the internal configuration memory of the FPGA. Spartan-II devices support both serial configuration, using the master/slave serial and JTAG modes, as well as byte-wide configuration employing the Slave Parallel mode.

#### **Configuration File**

Spartan-II devices are configured by sequentially loading frames of data that have been concatenated into a configuration file. Table 8 shows how much nonvolatile storage space is needed for Spartan-II devices.

It is important to note that, while a PROM is commonly used to store configuration data before loading them into the FPGA, it is by no means required. Any of a number of different kinds of under populated nonvolatile storage already available either on or off the board (i.e., hard drives, FLASH cards, etc.) can be used. For more information on configuration without a PROM, refer to <u>XAPP098</u>, *The Low-Cost, Efficient Serial Configuration of Spartan FPGAs*.

| Device  | Configuration File Size (Bits) |
|---------|--------------------------------|
| XC2S15  | 197,696                        |
| XC2S30  | 336,768                        |
| XC2S50  | 559,200                        |
| XC2S100 | 781,216                        |
| XC2S150 | 1,040,096                      |
| XC2S200 | 1,335,840                      |

#### Table 8: Spartan-II Configuration File Size

#### Modes

Spartan-II devices support the following four configuration modes:

- Slave Serial mode
- Master Serial mode
- Slave Parallel mode
- Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to the end of configuration. The selection codes are listed in Table 9.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected.

| Configuration Mode  | Preconfiguration<br>Pull-ups | МО | M1 | M2 | CCLK<br>Direction | Data Width | Serial D <sub>OUT</sub> |
|---------------------|------------------------------|----|----|----|-------------------|------------|-------------------------|
| Master Serial mode  | No                           | 0  | 0  | 0  | Out               | 1          | Yes                     |
|                     | Yes                          | 0  | 0  | 1  |                   |            |                         |
| Slave Parallel mode | Yes                          | 0  | 1  | 0  | In                | 8          | No                      |
|                     | No                           | 0  | 1  | 1  |                   |            |                         |
| Boundary-Scan mode  | Yes                          | 1  | 0  | 0  | N/A               | 1          | No                      |
|                     | No                           | 1  | 0  | 1  |                   |            |                         |
| Slave Serial mode   | Yes                          | 1  | 1  | 0  | In                | 1          | Yes                     |
|                     | No                           | 1  | 1  | 1  |                   |            |                         |

#### Table 9: Configuration Modes

#### Notes:

 During power-on and throughout configuration, the I/O drivers will be in a high-impedance state. After configuration, all unused I/Os (those not assigned signals) will remain in a high-impedance state. Pins used as outputs may pulse High at the end of configuration (see <u>Answer 10504</u>).


2. If the Mode pins are set for preconfiguration pull-ups, those resistors go into effect once the rising edge of INIT samples the Mode pins. They will stay in effect until GTS is released during startup, after which the UnusedPin bitstream generator option will determine whether the unused I/Os have a pull-up, pull-down, or no resistor.

#### Slave Serial Mode

In Slave Serial mode, the FPGA's CCLK pin is driven by an external source, allowing FPGAs to be configured from other logic devices such as microprocessors or in a daisy-chain configuration. Figure 15 shows connections for a Master Serial FPGA configuring a Slave Serial FPGA from a PROM. A Spartan-II device in slave serial mode should be connected as shown for the third device from the left. Slave Serial mode is selected by a <11x> on the mode pins (M0, M1, M2).

Figure 16 shows the timing for Slave Serial configuration. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK. Multiple FPGAs in Slave Serial mode can be daisy-chained for configuration from a single source. The maximum amount of data that can be sent to the DOUT pin for a serial daisy chain is 2<sup>20</sup>-1 (1,048,575) 32-bit words, or 33,554,400 bits, which is approximately 25 XC2S200 bitstreams. The configuration bitstream of downstream devices is limited to this size.

After an FPGA is configured, data for the next device is routed to the DOUT pin. Data on the DOUT pin changes on the rising edge of CCLK. Configuration must be delayed until INIT pins of all daisy-chained FPGAs are High. For more information, see "Start-up," page 19.



DS001\_15\_060608

#### Notes:

1. If the DriveDone configuration option is not active for any of the FPGAs, pull up DONE with a  $330\Omega$  resistor.

#### Figure 15: Master/Slave Serial Configuration Circuit Diagram

#### Startup Delay Property

This property, STARTUP\_WAIT, takes on a value of TRUE or FALSE (the default value). When TRUE the Startup Sequence following device configuration is paused at a user-specified point until the DLL locks. <u>XAPP176</u>: *Configuration and Readback of the Spartan-II and Spartan-IIE Families* explains how this can result in delaying the assertion of the DONE pin until the DLL locks.

#### **DLL Location Constraints**

The DLLs are distributed such that there is one DLL in each corner of the device. The location constraint LOC, attached to the DLL primitive with the numeric identifier 0, 1, 2, or 3, controls DLL location. The orientation of the four DLLs and their corresponding clock resources appears in Figure 27.

The LOC property uses the following form.

LOC = DLL2




Figure 27: Orientation of DLLs

#### **Design Considerations**

Use the following design considerations to avoid pitfalls and improve success designing with Xilinx devices.

#### Input Clock

The output clock signal of a DLL, essentially a delayed version of the input clock signal, reflects any instability on the input clock in the output waveform. For this reason the quality of the DLL input clock relates directly to the quality of the output clock waveforms generated by the DLL. The DLL input clock requirements are specified in the "DLL Timing Parameters" section of the data sheet.

In most systems a crystal oscillator generates the system clock. The DLL can be used with any commercially available quartz crystal oscillator. For example, most crystal oscillators produce an output waveform with a frequency tolerance of 100 PPM, meaning 0.01 percent change in the clock period. The DLL operates reliably on an input waveform with a frequency drift of up to 1 ns — orders of magnitude in excess of that needed to support any crystal oscillator in the industry. However, the cycle-to-cycle jitter must be kept to less than 300 ps in the low frequencies and 150 ps for the high frequencies.

#### Input Clock Changes

Changing the period of the input clock beyond the maximum drift amount requires a manual reset of the CLKDLL. Failure to reset the DLL will produce an unreliable lock signal and output clock.

It is possible to stop the input clock in a way that has little impact to the DLL. Stopping the clock should be limited to less than approximately 100  $\mu$ s to keep device cooling to a minimum and maintain the validity of the current tap setting. The clock should be stopped during a Low phase, and when restored the full High period should be seen. During this time LOCKED will stay High and remain High when the clock is restored. If these conditions may not be met in the design, apply a manual reset to the DLL after re-starting the input clock, even if the LOCKED signal has not changed.

When the clock is stopped, one to four more clocks will still be observed as the delay line is flushed. When the clock is restarted, the output clocks will not be observed for one to four clocks as the delay line is filled. The most common case will be two or three clocks.

In a similar manner, a phase shift of the input clock is also possible. The phase shift will propagate to the output one to four clocks after the original shift, with no disruption to the CLKDLL control.


#### **Output Clocks**

As mentioned earlier in the DLL pin descriptions, some restrictions apply regarding the connectivity of the output pins. The DLL clock outputs can drive an OBUF, a global clock buffer BUFG, or route directly to destination clock pins. The only BUFGs that the DLL clock outputs can drive are the two on the same edge of the device (top or bottom). One DLL output can drive more than one OBUF; however, this adds skew.

Do not use the DLL output clock signals until after activation of the LOCKED signal. Prior to the activation of the LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement. the LOC property is described below. Table 16 summarizes the input standards compatibility requirements.

An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element by default activates to ensure a zero hold-time requirement. The NODELAY=TRUE property overrides this default.

When the IBUF does not drive a flip-flop within the IOB, the delay element de-activates by default to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.



DS001\_03\_060100


Figure 36: I/O Banks

# Table 16: Xilinx Input Standards CompatibilityRequirements

| Rule 1 | All differential amplifier input signals within a bank are required to be of the same standard.         |
|--------|---------------------------------------------------------------------------------------------------------|
| Rule 2 | There are no placement restrictions for inputs with standards that require a single-ended input buffer. |

#### IBUFG

Signals used as high fanout clock inputs to the Spartan-II device should drive a global clock input buffer (IBUFG) via an external input port in order to take advantage of one of the four dedicated global clock distribution networks. The output of the IBUFG primitive can only drive a CLKDLL, CLKDLLHF, or a BUFG primitive. The generic IBUFG primitive appears in Figure 37.



DS001\_37\_061200

Figure 37: Global Clock Input Buffer (IBUFG) Primitive

With no extension or property specified for the generic IBUFG primitive, the assumed standard is LVTTL.

The voltage reference signal is "banked" within the Spartan-II device on a half-edge basis such that for all packages there are eight independent  $V_{REF}$  banks internally. See Figure 36 for a representation of the I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a  $V_{REF}$  input.


IBUFG placement restrictions require any differential amplifier input signals within a bank be of the same standard. The LOC property can specify a location for the IBUFG.

As an added convenience, the BUFGP can be used to instantiate a high fanout clock input. The BUFGP primitive represents a combination of the LVTTL IBUFG and BUFG primitives, such that the output of the BUFGP can connect directly to the clock pins throughout the design.

The Spartan-II FPGA BUFGP primitive can only be placed in a global clock pad location. The LOC property can specify a location for the BUFGP.

#### OBUF

An OBUF must drive outputs through an external output port. The generic output buffer (OBUF) primitive appears in Figure 38.



DS001\_38\_061200

#### Figure 38: Output Buffer (OBUF) Primitive

With no extension or property specified for the generic OBUF primitive, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUF additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

#### HSTL Class III

A sample circuit illustrating a valid termination technique for HSTL\_III appears in Figure 45. DC voltage specifications appear in Table 23 for the HSTL\_III standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

#### HSTL Class III




Figure 45: Terminated HSTL Class III

| Table 23: | HSTL | Class III | Voltage | Specification |
|-----------|------|-----------|---------|---------------|
|-----------|------|-----------|---------|---------------|

| Parameter                               | Min                    | Тур              | Max             |
|-----------------------------------------|------------------------|------------------|-----------------|
| V <sub>CCO</sub>                        | 1.40                   | 1.50             | 1.60            |
| V <sub>REF</sub> <sup>(1)</sup>         | -                      | 0.90             | -               |
| V <sub>TT</sub>                         | -                      | V <sub>CCO</sub> | -               |
| V <sub>IH</sub>                         | V <sub>REF</sub> + 0.1 | -                | -               |
| V <sub>IL</sub>                         | -                      | -                | $V_{REF} - 0.1$ |
| V <sub>OH</sub>                         | $V_{CCO} - 0.4$        | -                | -               |
| V <sub>OL</sub>                         | -                      | -                | 0.4             |
| I <sub>OH</sub> at V <sub>OH</sub> (mA) | -8                     | -                | -               |
| I <sub>OL</sub> at V <sub>OL</sub> (mA) | 24                     | -                | -               |

#### Notes:

1. Per EIA/JESD8-6, "The value of V<sub>REF</sub> is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

#### **HSTL Class IV**

A sample circuit illustrating a valid termination technique for HSTL\_IV appears in Figure 46.DC voltage specifications appear in Table 23 for the HSTL\_IV standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics




Figure 46: Terminated HSTL Class IV

#### Table 24: HSTL Class IV Voltage Specification

| Parameter                               | Min                    | Тур              | Max                    |
|-----------------------------------------|------------------------|------------------|------------------------|
| V <sub>CCO</sub>                        | 1.40                   | 1.50             | 1.60                   |
| V <sub>REF</sub>                        | -                      | 0.90             | -                      |
| V <sub>TT</sub>                         | -                      | V <sub>CCO</sub> | -                      |
| V <sub>IH</sub>                         | V <sub>REF</sub> + 0.1 | -                | -                      |
| V <sub>IL</sub>                         | -                      | -                | V <sub>REF</sub> – 0.1 |
| V <sub>OH</sub>                         | $V_{CCO} - 0.4$        | -                | -                      |
| V <sub>OL</sub>                         | -                      | -                | 0.4                    |
| I <sub>OH</sub> at V <sub>OH</sub> (mA) | -8                     | -                | -                      |
| I <sub>OL</sub> at V <sub>OL</sub> (mA) | 48                     | -                | -                      |

Notes:

 Per EIA/JESD8-6, "The value of V<sub>REF</sub> is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

#### **Power-On Requirements**

Spartan-II FPGAs require that a minimum supply current  $I_{CCPO}$  be provided to the  $V_{CCINT}$  lines for a successful power-on. If more current is available, the FPGA can consume more than  $I_{CCPO}$  minimum, though this cannot adversely affect reliability.

A maximum limit for  $I_{CCPO}$  is not specified. Therefore the use of foldback/crowbar supplies and fuses deserves special attention. In these cases, limit the  $I_{CCPO}$  current to a level below the trip point for over-current protection in order to avoid inadvertently shutting down the supply.

|                                    |                                 |                                          |                                | New<br>Requirements <sup>(1)</sup><br>For Devices with<br>Date Code 0321<br>or Later |     | Old<br>Requirements <sup>(1)</sup><br>For Devices with<br>Date Code<br>before 0321 |     |       |
|------------------------------------|---------------------------------|------------------------------------------|--------------------------------|--------------------------------------------------------------------------------------|-----|------------------------------------------------------------------------------------|-----|-------|
| Symbol                             | Description                     | Junction<br>Temperature <sup>(2)</sup>   | Device<br>Temperature<br>Grade | Min                                                                                  | Max | Min                                                                                | Max | Units |
| I <sub>CCPO</sub> <sup>(3)</sup>   | Total V <sub>CCINT</sub> supply | $-40^{\circ}C \le T_{J} < -20^{\circ}C$  | Industrial                     | 1.50                                                                                 | -   | 2.00                                                                               | -   | Α     |
|                                    | current required                | $-20^{\circ}C \le T_{J} < 0^{\circ}C$    | Industrial                     | 1.00                                                                                 | -   | 2.00                                                                               | -   | Α     |
|                                    | during power-on                 | $0^{\circ}C \leq T_{J} \leq 85^{\circ}C$ | Commercial                     | 0.25                                                                                 | -   | 0.50                                                                               | -   | Α     |
|                                    |                                 | $85^{\circ}C < T_{J} \le 100^{\circ}C$   | Industrial                     | 0.50                                                                                 | -   | 0.50                                                                               | -   | Α     |
| T <sub>CCPO</sub> <sup>(4,5)</sup> | V <sub>CCINT</sub> ramp time    | –40°C≤ Tj≤ 100°C                         | All                            | -                                                                                    | 50  | -                                                                                  | 50  | ms    |

#### Notes:

1. The date code is printed on the top of the device's package. See the "Device Part Marking" section in Module 1.

2. The expected T<sub>J</sub> range for the design determines the I<sub>CCPO</sub> minimum requirement. Use the applicable ranges in the junction temperature column to find the associated current values in the appropriate new or old requirements column according to the date code. Then choose the highest of these current values to serve as the minimum I<sub>CCPO</sub> requirement that must be met. For example, if the junction temperature for a given design is -25°C ≤ T<sub>J</sub> ≤ 75°C, then the new minimum I<sub>CCPO</sub> requirement is 1.5A. If 5°C ≤ T<sub>J</sub> ≤ 90°C, then the new minimum I<sub>CCPO</sub> requirement is 0.5A.

3. The I<sub>CCPO</sub> requirement applies for a brief time (commonly only a few milliseconds) when V<sub>CCINT</sub> ramps from 0 to 2.5V.

4. The ramp time is measured from GND to V<sub>CCINT</sub> max on a fully loaded board.

5. During power-on, the V<sub>CCINT</sub> ramp must increase steadily in voltage with no dips.

6. For more information on designing to meet the power-on specifications, refer to the application note <u>XAPP450 "Power-On Current</u> <u>Requirements for the Spartan-II and Spartan-IIE Families"</u>

#### **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $V_{OL}$  and  $V_{OH}$  are guaranteed output voltages over the recommended operating conditions. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V<sub>CCO</sub> with the respective I<sub>OL</sub> and I<sub>OH</sub> currents shown. Other standards are sample tested.

| Input/Output         |        | V <sub>IL</sub>         | V                       | н                      | V <sub>OL</sub>        | V <sub>OH</sub>        | I <sub>OL</sub> | I <sub>ОН</sub> |
|----------------------|--------|-------------------------|-------------------------|------------------------|------------------------|------------------------|-----------------|-----------------|
| Standard             | V, Min | V, Max                  | V, Min                  | V, Max                 | V, Max                 | V, Min                 | mA              | mA              |
| LVTTL <sup>(1)</sup> | -0.5   | 0.8                     | 2.0                     | 5.5                    | 0.4                    | 2.4                    | 24              | -24             |
| LVCMOS2              | -0.5   | 0.7                     | 1.7                     | 5.5                    | 0.4                    | 1.9                    | 12              | -12             |
| PCI, 3.3V            | -0.5   | 44% V <sub>CCINT</sub>  | 60% V <sub>CCINT</sub>  | V <sub>CCO</sub> + 0.5 | 10% V <sub>CCO</sub>   | 90% V <sub>CCO</sub>   | Note (2)        | Note (2)        |
| PCI, 5.0V            | -0.5   | 0.8                     | 2.0                     | 5.5                    | 0.55                   | 2.4                    | Note (2)        | Note (2)        |
| GTL                  | -0.5   | V <sub>REF</sub> – 0.05 | V <sub>REF</sub> + 0.05 | 3.6                    | 0.4                    | N/A                    | 40              | N/A             |
| GTL+                 | -0.5   | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.6                    | N/A                    | 36              | N/A             |
| HSTL I               | -0.5   | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                    | V <sub>CCO</sub> – 0.4 | 8               | -8              |
| HSTL III             | -0.5   | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                    | V <sub>CCO</sub> – 0.4 | 24              | -8              |
| HSTL IV              | -0.5   | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                    | V <sub>CCO</sub> – 0.4 | 48              | -8              |
| SSTL3 I              | -0.5   | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> – 0.6 | V <sub>REF</sub> + 0.6 | 8               | -8              |
| SSTL3 II             | -0.5   | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> – 0.8 | V <sub>REF</sub> + 0.8 | 16              | -16             |
| SSTL2 I              | -0.5   | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.6 | V <sub>REF</sub> + 0.6 | 7.6             | -7.6            |
| SSTL2 II             | -0.5   | V <sub>REF</sub> – 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> – 0.8 | V <sub>REF</sub> + 0.8 | 15.2            | -15.2           |

# IOB Input Delay Adjustments for Different Standards<sup>(1)</sup>

Input delays associated with the pad are specified for LVTTL. For other standards, adjust the delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.

|                       |                                    |                   | Speed | Grade |       |
|-----------------------|------------------------------------|-------------------|-------|-------|-------|
| Symbol                | Description                        | Standard          | -6    | -5    | Units |
| Data Input            | Delay Adjustments                  |                   |       | ·     |       |
| T <sub>ILVTTL</sub>   | Standard-specific data input delay | LVTTL             | 0     | 0     | ns    |
| T <sub>ILVCMOS2</sub> | adjustments                        | LVCMOS2           | -0.04 | -0.05 | ns    |
| T <sub>IPCI33_3</sub> |                                    | PCI, 33 MHz, 3.3V | -0.11 | -0.13 | ns    |
| T <sub>IPCI33_5</sub> |                                    | PCI, 33 MHz, 5.0V | 0.26  | 0.30  | ns    |
| T <sub>IPCI66_3</sub> | -                                  | PCI, 66 MHz, 3.3V | -0.11 | -0.13 | ns    |
| T <sub>IGTL</sub>     | -                                  | GTL               | 0.20  | 0.24  | ns    |
| T <sub>IGTLP</sub>    | -                                  | GTL+              | 0.11  | 0.13  | ns    |
| T <sub>IHSTL</sub>    | -                                  | HSTL              | 0.03  | 0.04  | ns    |
| T <sub>ISSTL2</sub>   |                                    | SSTL2             | -0.08 | -0.09 | ns    |
| T <sub>ISSTL3</sub>   | -                                  | SSTL3             | -0.04 | -0.05 | ns    |
| T <sub>ICTT</sub>     |                                    | CTT               | 0.02  | 0.02  | ns    |
| T <sub>IAGP</sub>     | ]                                  | AGP               | -0.06 | -0.07 | ns    |

Notes:

1. Input timing for LVTTL is measured at 1.4V. For other I/O standards, see the table "Delay Measurement Methodology," page 60.

# Calculation of T<sub>IOOP</sub> as a Function of Capacitance

 $T_{\rm IOOP}$  is the propagation delay from the O Input of the IOB to the pad. The values for  $T_{\rm IOOP}$  are based on the standard capacitive load (C<sub>SL</sub>) for each I/O standard as listed in the table "Constants for Calculating TIOOP", below.

For other capacitive loads, use the formulas below to calculate an adjusted propagation delay,  $T_{IOOP1}$ .

$$T_{IOOP1} = T_{IOOP} + Adj + (C_{LOAD} - C_{SL}) * F_{L}$$

Where:

Adj is selected from "IOB Output Delay Adjustments for Different Standards", page 59, according to the I/O standard used

 $C_{\text{LOAD}}\,$  is the capacitive load for the design

F<sub>L</sub> is the capacitance scaling factor

#### **Delay Measurement Methodology**

| Standard       | V <sub>L</sub> (1)                            | V <sub>H</sub> (1)                            | Meas.<br>Point   | V <sub>REF</sub><br>Typ <sup>(2)</sup> |
|----------------|-----------------------------------------------|-----------------------------------------------|------------------|----------------------------------------|
| LVTTL          | 0                                             | 3                                             | 1.4              | -                                      |
| LVCMOS2        | 0                                             | 2.5                                           | 1.125            | -                                      |
| PCI33_5        | Pe                                            | r PCI Spec                                    |                  | -                                      |
| PCI33_3        | Pe                                            | r PCI Spec                                    |                  | -                                      |
| PCI66_3        | Pe                                            | r PCI Spec                                    |                  | -                                      |
| GTL            | V <sub>REF</sub> – 0.2                        | V <sub>REF</sub> + 0.2                        | $V_{REF}$        | 0.80                                   |
| GTL+           | V <sub>REF</sub> – 0.2                        | V <sub>REF</sub> + 0.2                        | $V_{REF}$        | 1.0                                    |
| HSTL Class I   | V <sub>REF</sub> – 0.5                        | V <sub>REF</sub> + 0.5                        | $V_{REF}$        | 0.75                                   |
| HSTL Class III | V <sub>REF</sub> – 0.5                        | V <sub>REF</sub> + 0.5                        | $V_{REF}$        | 0.90                                   |
| HSTL Class IV  | V <sub>REF</sub> – 0.5                        | V <sub>REF</sub> + 0.5                        | $V_{REF}$        | 0.90                                   |
| SSTL3 I and II | V <sub>REF</sub> – 1.0                        | V <sub>REF</sub> + 1.0                        | $V_{REF}$        | 1.5                                    |
| SSTL2 I and II | V <sub>REF</sub> -0.75                        | V <sub>REF</sub> + 0.75                       | $V_{REF}$        | 1.25                                   |
| СТТ            | V <sub>REF</sub> – 0.2                        | V <sub>REF</sub> + 0.2                        | $V_{REF}$        | 1.5                                    |
| AGP            | V <sub>REF</sub> –<br>(0.2xV <sub>CCO</sub> ) | V <sub>REF</sub> +<br>(0.2xV <sub>CCO</sub> ) | V <sub>REF</sub> | Per AGP<br>Spec                        |

#### Notes:

- 1. Input waveform switches between V<sub>L</sub> and V<sub>H</sub>.
- 2. Measurements are made at V<sub>REF</sub> Typ, Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in the table, "Constants for Calculating TIOOP". See Xilinx application note <u>XAPP179</u> for the appropriate terminations.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

#### Constants for Calculating T<sub>IOOP</sub>

| Standard                          | C <sub>SL</sub> <sup>(1)</sup><br>(pF) | F <sub>L</sub><br>(ns/pF) |
|-----------------------------------|----------------------------------------|---------------------------|
| LVTTL Fast Slew Rate, 2 mA drive  | 35                                     | 0.41                      |
| LVTTL Fast Slew Rate, 4 mA drive  | 35                                     | 0.20                      |
| LVTTL Fast Slew Rate, 6 mA drive  | 35                                     | 0.13                      |
| LVTTL Fast Slew Rate, 8 mA drive  | 35                                     | 0.079                     |
| LVTTL Fast Slew Rate, 12 mA drive | 35                                     | 0.044                     |
| LVTTL Fast Slew Rate, 16 mA drive | 35                                     | 0.043                     |
| LVTTL Fast Slew Rate, 24 mA drive | 35                                     | 0.033                     |
| LVTTL Slow Slew Rate, 2 mA drive  | 35                                     | 0.41                      |
| LVTTL Slow Slew Rate, 4 mA drive  | 35                                     | 0.20                      |
| LVTTL Slow Slew Rate, 6 mA drive  | 35                                     | 0.100                     |
| LVTTL Slow Slew Rate, 8 mA drive  | 35                                     | 0.086                     |
| LVTTL Slow Slew Rate, 12 mA drive | 35                                     | 0.058                     |
| LVTTL Slow Slew Rate, 16 mA drive | 35                                     | 0.050                     |
| LVTTL Slow Slew Rate, 24 mA drive | 35                                     | 0.048                     |
| LVCMOS2                           | 35                                     | 0.041                     |
| PCI 33 MHz 5V                     | 50                                     | 0.050                     |
| PCI 33 MHZ 3.3V                   | 10                                     | 0.050                     |
| PCI 66 MHz 3.3V                   | 10                                     | 0.033                     |
| GTL                               | 0                                      | 0.014                     |
| GTL+                              | 0                                      | 0.017                     |
| HSTL Class I                      | 20                                     | 0.022                     |
| HSTL Class III                    | 20                                     | 0.016                     |
| HSTL Class IV                     | 20                                     | 0.014                     |
| SSTL2 Class I                     | 30                                     | 0.028                     |
| SSTL2 Class II                    | 30                                     | 0.016                     |
| SSTL3 Class I                     | 30                                     | 0.029                     |
| SSTL3 Class II                    | 30                                     | 0.016                     |
| СТТ                               | 20                                     | 0.035                     |
| AGP                               | 10                                     | 0.037                     |

#### Notes:

- 1. I/O parameter measurements are made with the capacitance values shown above. See Xilinx application note <u>XAPP179</u> for the appropriate terminations.
- 2. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

#### **CLB Arithmetic Switching Characteristics**

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

|                                       |                                            | -(    | 6   | -5    |     | 1     |
|---------------------------------------|--------------------------------------------|-------|-----|-------|-----|-------|
| Symbol                                | Description                                | Min   | Мах | Min   | Мах | Units |
| Combinatorial Del                     | lays                                       | '     |     |       |     |       |
| T <sub>OPX</sub>                      | F operand inputs to X via XOR              | -     | 0.8 | -     | 0.9 | ns    |
| T <sub>OPXB</sub>                     | F operand input to XB output               | -     | 1.3 | -     | 1.5 | ns    |
| T <sub>OPY</sub>                      | F operand input to Y via XOR               | -     | 1.7 | -     | 2.0 | ns    |
| T <sub>OPYB</sub>                     | F operand input to YB output               | -     | 1.7 | -     | 2.0 | ns    |
| T <sub>OPCYF</sub>                    | F operand input to COUT output             | -     | 1.3 | -     | 1.5 | ns    |
| T <sub>OPGY</sub>                     | G operand inputs to Y via XOR              | -     | 0.9 | -     | 1.1 | ns    |
| T <sub>OPGYB</sub>                    | G operand input to YB output               | -     | 1.6 | -     | 2.0 | ns    |
| T <sub>OPCYG</sub>                    | G operand input to COUT output             | -     | 1.2 | -     | 1.4 | ns    |
| T <sub>BXCY</sub>                     | BX initialization input to COUT            | -     | 0.9 | -     | 1.0 | ns    |
| T <sub>CINX</sub>                     | CIN input to X output via XOR              | -     | 0.4 | -     | 0.5 | ns    |
| T <sub>CINXB</sub>                    | CIN input to XB                            | -     | 0.1 | -     | 0.1 | ns    |
| T <sub>CINY</sub>                     | CIN input to Y via XOR                     | -     | 0.5 | -     | 0.6 | ns    |
| T <sub>CINYB</sub>                    | CIN input to YB                            | -     | 0.6 | -     | 0.7 | ns    |
| T <sub>BYP</sub>                      | CIN input to COUT output                   | -     | 0.1 | -     | 0.1 | ns    |
| Multiplier Operation                  | on                                         |       |     |       |     | 1     |
| T <sub>FANDXB</sub>                   | F1/2 operand inputs to XB output via AND   | -     | 0.5 | -     | 0.5 | ns    |
| T <sub>FANDYB</sub>                   | F1/2 operand inputs to YB output via AND   | -     | 0.9 | -     | 1.1 | ns    |
| T <sub>FANDCY</sub>                   | F1/2 operand inputs to COUT output via AND | -     | 0.5 | -     | 0.6 | ns    |
| T <sub>GANDYB</sub>                   | G1/2 operand inputs to YB output via AND   | -     | 0.6 | -     | 0.7 | ns    |
| T <sub>GANDCY</sub>                   | G1/2 operand inputs to COUT output via AND | -     | 0.2 | -     | 0.2 | ns    |
| Setup/Hold Times                      | with Respect to Clock CLK <sup>(1)</sup>   | - i   |     | 1 1   |     | u     |
| Т <sub>ССКХ</sub> / Т <sub>СКСХ</sub> | CIN input to FFX                           | 1.1/0 | -   | 1.2/0 | -   | ns    |
| T <sub>CCKY</sub> / T <sub>CKCY</sub> | CIN input to FFY                           | 1.2/0 | -   | 1.3/0 | -   | ns    |

Notes:

1. A zero hold time listing indicates no hold time or a negative hold time.

#### **XC2S50 Device Pinouts**

| XC2S50 Dev<br>XC2S50 Pad I |      |       |       |                             | Bndry |
|----------------------------|------|-------|-------|-----------------------------|-------|
| Function                   | Bank | TQ144 | PQ208 | FG256                       | Scan  |
| GND                        | -    | P143  | P1    | GND*                        | -     |
| TMS                        | -    | P142  | P2    | D3                          | -     |
| I/O                        | 7    | P141  | P3    | C2                          | 149   |
| I/O                        | 7    | -     | -     | A2                          | 152   |
| I/O                        | 7    | P140  | P4    | B1                          | 155   |
| I/O                        | 7    | -     | -     | E3                          | 158   |
| I/O                        | 7    | -     | P5    | D2                          | 161   |
| GND                        | -    | -     | -     | GND*                        | -     |
| I/O, V <sub>REF</sub>      | 7    | P139  | P6    | C1                          | 164   |
| I/O                        | 7    | -     | P7    | F3                          | 167   |
| I/O                        | 7    | -     | -     | E2                          | 170   |
| I/O                        | 7    | P138  | P8    | E4                          | 173   |
| I/O                        | 7    | P137  | P9    | D1                          | 176   |
| I/O                        | 7    | P136  | P10   | E1                          | 179   |
| GND                        | -    | P135  | P11   | GND*                        | -     |
| V <sub>CCO</sub>           | 7    | -     | P12   | V <sub>CCO</sub><br>Bank 7* | -     |
| V <sub>CCINT</sub>         | -    | -     | P13   | V <sub>CCINT</sub> *        | -     |
| I/O                        | 7    | P134  | P14   | F2                          | 182   |
| I/O                        | 7    | P133  | P15   | G3                          | 185   |
| I/O                        | 7    | -     | -     | F1                          | 188   |
| I/O                        | 7    | -     | P16   | F4                          | 191   |
| I/O                        | 7    | -     | P17   | F5                          | 194   |
| I/O                        | 7    | -     | P18   | G2                          | 197   |
| GND                        | -    | -     | P19   | GND*                        | -     |
| I/O, V <sub>REF</sub>      | 7    | P132  | P20   | H3                          | 200   |
| I/O                        | 7    | P131  | P21   | G4                          | 203   |
| I/O                        | 7    | -     | -     | H2                          | 206   |
| I/O                        | 7    | P130  | P22   | G5                          | 209   |
| I/O                        | 7    | -     | P23   | H4                          | 212   |
| I/O, IRDY <sup>(1)</sup>   | 7    | P129  | P24   | G1                          | 215   |
| GND                        | -    | P128  | P25   | GND*                        | -     |
| V <sub>CCO</sub>           | 7    | P127  | P26   | V <sub>CCO</sub><br>Bank 7* | -     |
| V <sub>CCO</sub>           | 6    | P127  | P26   | V <sub>CCO</sub><br>Bank 6* | -     |
| I/O, TRDY <sup>(1)</sup>   | 6    | P126  | P27   | J2                          | 218   |
| V <sub>CCINT</sub>         | -    | P125  | P28   | V <sub>CCINT</sub> *        | -     |
| I/O                        | 6    | P124  | P29   | H1                          | 224   |
| I/O                        | 6    | -     | -     | J4                          | 227   |
| I/O                        | 6    | P123  | P30   | J1                          | 230   |
| I/O, V <sub>REF</sub>      | 6    | P122  | P31   | J3                          | 233   |

# XC2S50 Device Pinouts (Continued)

| XC2S50 Pad Name       |      |       |       |                             | Bndry |
|-----------------------|------|-------|-------|-----------------------------|-------|
| Function              | Bank | TQ144 | PQ208 | FG256                       | Scan  |
| GND                   | -    | -     | P32   | GND*                        | -     |
| I/O                   | 6    | -     | P33   | K5                          | 236   |
| I/O                   | 6    | -     | P34   | K2                          | 239   |
| I/O                   | 6    | -     | P35   | K1                          | 242   |
| I/O                   | 6    | -     | -     | K3                          | 245   |
| I/O                   | 6    | P121  | P36   | L1                          | 248   |
| I/O                   | 6    | P120  | P37   | L2                          | 251   |
| V <sub>CCINT</sub>    | -    | -     | P38   | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>      | 6    | -     | P39   | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                   | -    | P119  | P40   | GND*                        | -     |
| I/O                   | 6    | P118  | P41   | K4                          | 254   |
| I/O                   | 6    | P117  | P42   | M1                          | 257   |
| I/O                   | 6    | P116  | P43   | L4                          | 260   |
| I/O                   | 6    | -     | -     | M2                          | 263   |
| I/O                   | 6    | -     | P44   | L3                          | 266   |
| I/O, V <sub>REF</sub> | 6    | P115  | P45   | N1                          | 269   |
| GND                   | -    | -     | -     | GND*                        | -     |
| I/O                   | 6    | -     | P46   | P1                          | 272   |
| I/O                   | 6    | -     | -     | L5                          | 275   |
| I/O                   | 6    | P114  | P47   | N2                          | 278   |
| I/O                   | 6    | -     | -     | M4                          | 281   |
| I/O                   | 6    | P113  | P48   | R1                          | 284   |
| I/O                   | 6    | P112  | P49   | M3                          | 287   |
| M1                    | -    | P111  | P50   | P2                          | 290   |
| GND                   | -    | P110  | P51   | GND*                        | -     |
| MO                    | -    | P109  | P52   | N3                          | 291   |
| V <sub>CCO</sub>      | 6    | P108  | P53   | V <sub>CCO</sub><br>Bank 6* | -     |
| V <sub>CCO</sub>      | 5    | P107  | P53   | V <sub>CCO</sub><br>Bank 5* | -     |
| M2                    | -    | P106  | P54   | R3                          | 292   |
| I/O                   | 5    | -     | -     | N5                          | 299   |
| I/O                   | 5    | P103  | P57   | T2                          | 302   |
| I/O                   | 5    | -     | -     | P5                          | 305   |
| I/O                   | 5    | -     | P58   | Т3                          | 308   |
| GND                   | -    | -     | -     | GND*                        | -     |
| I/O, V <sub>REF</sub> | 5    | P102  | P59   | T4                          | 311   |
| I/O                   | 5    | -     | P60   | M6                          | 314   |
| I/O                   | 5    | -     | -     | T5                          | 317   |
| I/O                   | 5    | P101  | P61   | N6                          | 320   |
| I/O                   | 5    | P100  | P62   | R5                          | 323   |

#### XC2S50 Device Pinouts (Continued)

| XC2S50 Pad Name          |      |       |       |                             | Bndry |
|--------------------------|------|-------|-------|-----------------------------|-------|
| Function                 | Bank | TQ144 | PQ208 | FG256                       | Scan  |
| I/O                      | 3    | -     | -     | J14                         | 503   |
| I/O                      | 3    | P56   | P127  | K15                         | 506   |
| V <sub>CCINT</sub>       | -    | P55   | P128  | V <sub>CCINT</sub> *        | -     |
| I/O, TRDY <sup>(1)</sup> | 3    | P54   | P129  | J15                         | 512   |
| V <sub>CCO</sub>         | 3    | P53   | P130  | V <sub>CCO</sub><br>Bank 3* | -     |
| V <sub>CCO</sub>         | 2    | P53   | P130  | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | P52   | P131  | GND*                        | -     |
| I/O, IRDY <sup>(1)</sup> | 2    | P51   | P132  | H16                         | 515   |
| I/O                      | 2    | -     | P133  | H14                         | 518   |
| I/O                      | 2    | P50   | P134  | H15                         | 521   |
| I/O                      | 2    | -     | -     | J13                         | 524   |
| I/O (D3)                 | 2    | P49   | P135  | G16                         | 527   |
| I/O, V <sub>REF</sub>    | 2    | P48   | P136  | H13                         | 530   |
| GND                      | -    | -     | P137  | GND*                        | -     |
| I/O                      | 2    | -     | P138  | G14                         | 533   |
| I/O                      | 2    | -     | P139  | G15                         | 536   |
| I/O                      | 2    | -     | P140  | G12                         | 539   |
| I/O                      | 2    | -     | -     | F16                         | 542   |
| I/O                      | 2    | P47   | P141  | G13                         | 545   |
| I/O (D2)                 | 2    | P46   | P142  | F15                         | 548   |
| V <sub>CCINT</sub>       | -    | -     | P143  | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>         | 2    | -     | P144  | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | P45   | P145  | GND*                        | -     |
| I/O (D1)                 | 2    | P44   | P146  | E16                         | 551   |
| I/O                      | 2    | P43   | P147  | F14                         | 554   |
| I/O                      | 2    | P42   | P148  | D16                         | 557   |
| I/O                      | 2    | -     | -     | F12                         | 560   |
| I/O                      | 2    | -     | P149  | E15                         | 563   |
| I/O, V <sub>REF</sub>    | 2    | P41   | P150  | F13                         | 566   |
| GND                      | -    | -     | -     | GND*                        | -     |
| I/O                      | 2    | -     | P151  | E14                         | 569   |
| I/O                      | 2    | -     | -     | C16                         | 572   |
| I/O                      | 2    | P40   | P152  | E13                         | 575   |
| I/O                      | 2    | -     | -     | B16                         | 578   |
| I/O (DIN, D0)            | 2    | P39   | P153  | D14                         | 581   |
| I/O (DOUT,<br>BUSY)      | 2    | P38   | P154  | C15                         | 584   |
| CCLK                     | 2    | P37   | P155  | D15                         | 587   |
| V <sub>CCO</sub>         | 2    | P36   | P156  | V <sub>CCO</sub><br>Bank 2* | -     |

#### XC2S50 Device Pinouts (Continued)

| XC2S50 Pad Name       |      |       |       |                             | Bndry |
|-----------------------|------|-------|-------|-----------------------------|-------|
| Function              | Bank | TQ144 | PQ208 | FG256                       | Scan  |
| V <sub>CCO</sub>      | 1    | P35   | P156  | V <sub>CCO</sub><br>Bank 1* | -     |
| TDO                   | 2    | P34   | P157  | B14                         | -     |
| GND                   | -    | P33   | P158  | GND*                        | -     |
| TDI                   | -    | P32   | P159  | A15                         | -     |
| I/O ( <u>CS</u> )     | 1    | P31   | P160  | B13                         | 0     |
| I/O (WRITE)           | 1    | P30   | P161  | C13                         | 3     |
| I/O                   | 1    | -     | -     | C12                         | 6     |
| I/O                   | 1    | P29   | P162  | A14                         | 9     |
| I/O                   | 1    | -     | -     | D12                         | 12    |
| I/O                   | 1    | -     | P163  | B12                         | 15    |
| GND                   | -    | -     | -     | GND*                        | -     |
| I/O, V <sub>REF</sub> | 1    | P28   | P164  | C11                         | 18    |
| I/O                   | 1    | -     | P165  | A13                         | 21    |
| I/O                   | 1    | -     | -     | D11                         | 24    |
| I/O                   | 1    | -     | P166  | A12                         | 27    |
| I/O                   | 1    | P27   | P167  | E11                         | 30    |
| I/O                   | 1    | P26   | P168  | B11                         | 33    |
| GND                   | -    | P25   | P169  | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | -     | P170  | V <sub>CCO</sub><br>Bank 1* | -     |
| V <sub>CCINT</sub>    | -    | P24   | P171  | V <sub>CCINT</sub> *        | -     |
| I/O                   | 1    | P23   | P172  | A11                         | 36    |
| I/O                   | 1    | P22   | P173  | C10                         | 39    |
| I/O                   | 1    | -     | P174  | B10                         | 45    |
| I/O                   | 1    | -     | P175  | D10                         | 48    |
| I/O                   | 1    | -     | P176  | A10                         | 51    |
| GND                   | -    | -     | P177  | GND*                        | -     |
| I/O, V <sub>REF</sub> | 1    | P21   | P178  | B9                          | 54    |
| I/O                   | 1    | -     | P179  | E10                         | 57    |
| I/O                   | 1    | -     | -     | A9                          | 60    |
| I/O                   | 1    | P20   | P180  | D9                          | 63    |
| I/O                   | 1    | P19   | P181  | A8                          | 66    |
| I, GCK2               | 1    | P18   | P182  | C9                          | 72    |
| GND                   | -    | P17   | P183  | GND*                        | -     |
| V <sub>cco</sub>      | 1    | P16   | P184  | V <sub>CCO</sub><br>Bank 1* | -     |
| V <sub>CCO</sub>      | 0    | P16   | P184  | V <sub>CCO</sub><br>Bank 0* | -     |
| I, GCK3               | 0    | P15   | P185  | B8                          | 73    |
| V <sub>CCINT</sub>    | -    | P14   | P186  | V <sub>CCINT</sub> *        | -     |
| I/O                   | 0    | P13   | P187  | A7                          | 80    |

#### XC2S150 Device Pinouts (Continued)

| XC2S150 Pad           |      |       |                             |                             | Pndry         |
|-----------------------|------|-------|-----------------------------|-----------------------------|---------------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Bndry<br>Scan |
| I/O                   | 6    | P46   | P1                          | T4                          | 404           |
| I/O                   | 6    | -     | L5                          | W1                          | 407           |
| I/O                   | 6    | -     | -                           | V2                          | 410           |
| I/O                   | 6    | -     | -                           | U4                          | 413           |
| I/O                   | 6    | P47   | N2                          | Y1                          | 416           |
| GND                   | -    | -     | GND*                        | GND*                        | -             |
| I/O                   | 6    | -     | M4                          | W2                          | 419           |
| I/O                   | 6    | -     | -                           | V3                          | 422           |
| I/O                   | 6    | -     | -                           | V4                          | 425           |
| I/O                   | 6    | P48   | R1                          | Y2                          | 428           |
| I/O                   | 6    | P49   | M3                          | W3                          | 431           |
| M1                    | -    | P50   | P2                          | U5                          | 434           |
| GND                   | -    | P51   | GND*                        | GND*                        | -             |
| MO                    | -    | P52   | N3                          | AB2                         | 435           |
| V <sub>CCO</sub>      | 6    | P53   | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -             |
| V <sub>CCO</sub>      | 5    | P53   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -             |
| M2                    | -    | P54   | R3                          | Y4                          | 436           |
| I/O                   | 5    | -     | -                           | W5                          | 443           |
| I/O                   | 5    | -     | -                           | AB3                         | 446           |
| I/O                   | 5    | -     | N5                          | V7                          | 449           |
| GND                   | -    | -     | GND*                        | GND*                        | -             |
| I/O                   | 5    | P57   | T2                          | Y6                          | 452           |
| I/O                   | 5    | -     | -                           | AA4                         | 455           |
| I/O                   | 5    | -     | -                           | AB4                         | 458           |
| I/O                   | 5    | -     | P5                          | W6                          | 461           |
| I/O                   | 5    | P58   | Т3                          | Y7                          | 464           |
| GND                   | -    | -     | GND*                        | GND*                        | -             |
| V <sub>CCO</sub>      | 5    | -     | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -             |
| I/O, V <sub>REF</sub> | 5    | P59   | T4                          | AA5                         | 467           |
| I/O                   | 5    | P60   | M6                          | AB5                         | 470           |
| I/O                   | 5    | -     | -                           | V8                          | 473           |
| I/O                   | 5    | -     | -                           | AA6                         | 476           |
| I/O                   | 5    | -     | T5                          | AB6                         | 479           |
| I/O                   | 5    | P61   | N6                          | AA7                         | 482           |
| I/O                   | 5    | -     | -                           | W7                          | 485           |
| I/O, V <sub>REF</sub> | 5    | P62   | R5                          | W8                          | 488           |
| I/O                   | 5    | P63   | P6                          | Y8                          | 491           |
| GND                   | -    | P64   | GND*                        | GND*                        | -             |

#### XC2S150 Device Pinouts (Continued)

| XC2S150 Pad Name      |      |       |                             |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| V <sub>CCO</sub>      | 5    | P65   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| V <sub>CCINT</sub>    | -    | P66   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O                   | 5    | P67   | R6                          | AA8                         | 494   |
| I/O                   | 5    | P68   | M7                          | V9                          | 497   |
| I/O                   | 5    | -     | -                           | W9                          | 503   |
| I/O                   | 5    | -     | -                           | AB9                         | 506   |
| I/O                   | 5    | P69   | N7                          | Y9                          | 509   |
| I/O                   | 5    | -     | -                           | V10                         | 512   |
| I/O                   | 5    | P70   | T6                          | W10                         | 518   |
| I/O                   | 5    | P71   | P7                          | AB10                        | 521   |
| GND                   | -    | P72   | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 5    | -     | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| I/O, V <sub>REF</sub> | 5    | P73   | P8                          | Y10                         | 524   |
| I/O                   | 5    | P74   | R7                          | V11                         | 527   |
| I/O                   | 5    | -     | T7                          | W11                         | 530   |
| I/O                   | 5    | P75   | Т8                          | AB11                        | 533   |
| I/O                   | 5    | -     | -                           | U11                         | 536   |
| V <sub>CCINT</sub>    | -    | P76   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I, GCK1               | 5    | P77   | R8                          | Y11                         | 545   |
| V <sub>CCO</sub>      | 5    | P78   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| V <sub>CCO</sub>      | 4    | P78   | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| GND                   | -    | P79   | GND*                        | GND*                        | -     |
| I, GCK0               | 4    | P80   | N8                          | W12                         | 546   |
| I/O                   | 4    | P81   | N9                          | U12                         | 550   |
| I/O                   | 4    | -     | -                           | V12                         | 553   |
| I/O                   | 4    | P82   | R9                          | Y12                         | 556   |
| I/O                   | 4    | -     | N10                         | AA12                        | 559   |
| I/O                   | 4    | P83   | Т9                          | AB13                        | 562   |
| I/O, V <sub>REF</sub> | 4    | P84   | P9                          | AA13                        | 565   |
| V <sub>CCO</sub>      | 4    | -     | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| GND                   | -    | P85   | GND*                        | GND*                        | -     |
| I/O                   | 4    | P86   | M10                         | Y13                         | 568   |
| I/O                   | 4    | P87   | R10                         | V13                         | 571   |
| I/O                   | 4    | -     | -                           | W14                         | 577   |
| I/O                   | 4    | P88   | P10                         | AA14                        | 580   |
| I/O                   | 4    | -     | -                           | V14                         | 583   |
| I/O                   | 4    | -     | -                           | Y14                         | 586   |
| I/O                   | 4    | P89   | T10                         | AB15                        | 592   |

#### XC2S150 Device Pinouts (Continued)

| XC2S150 Pad           |      |       | -                           |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O                   | 4    | P90   | R11                         | AA15                        | 595   |
| V <sub>CCINT</sub>    | -    | P91   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>      | 4    | P92   | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| GND                   | -    | P93   | GND*                        | GND*                        | -     |
| I/O                   | 4    | P94   | M11                         | Y15                         | 598   |
| I/O, V <sub>REF</sub> | 4    | P95   | T11                         | AB16                        | 601   |
| I/O                   | 4    | -     | -                           | AB17                        | 604   |
| I/O                   | 4    | P96   | N11                         | V15                         | 607   |
| I/O                   | 4    | -     | R12                         | Y16                         | 610   |
| I/O                   | 4    | -     | -                           | AA17                        | 613   |
| I/O                   | 4    | -     | -                           | W16                         | 616   |
| I/O                   | 4    | P97   | P11                         | AB18                        | 619   |
| I/O, V <sub>REF</sub> | 4    | P98   | T12                         | AB19                        | 622   |
| V <sub>CCO</sub>      | 4    | -     | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 4    | P99   | T13                         | Y17                         | 625   |
| I/O                   | 4    | -     | N12                         | V16                         | 628   |
| I/O                   | 4    | -     | -                           | AA18                        | 631   |
| I/O                   | 4    | -     | -                           | W17                         | 634   |
| I/O                   | 4    | P100  | R13                         | AB20                        | 637   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 4    | -     | P12                         | AA19                        | 640   |
| I/O                   | 4    | -     | -                           | V17                         | 643   |
| I/O                   | 4    | -     | -                           | Y18                         | 646   |
| I/O                   | 4    | P101  | P13                         | AA20                        | 649   |
| I/O                   | 4    | P102  | T14                         | W18                         | 652   |
| GND                   | -    | P103  | GND*                        | GND*                        | -     |
| DONE                  | 3    | P104  | R14                         | Y19                         | 655   |
| V <sub>CCO</sub>      | 4    | P105  | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| V <sub>CCO</sub>      | 3    | P105  | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | -     |
| PROGRAM               | -    | P106  | P15                         | W20                         | 658   |
| I/O (INIT)            | 3    | P107  | N15                         | V19                         | 659   |
| I/O (D7)              | 3    | P108  | N14                         | Y21                         | 662   |
| I/O                   | 3    | -     | -                           | V20                         | 665   |
| I/O                   | 3    | -     | -                           | AA22                        | 668   |
| I/O                   | 3    | -     | T15                         | W21                         | 671   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 3    | P109  | M13                         | U20                         | 674   |

# XC2S150 Device Pinouts (Continued)

| XC2S150 Pad Name         |      |       |                             |                             | Bndry |
|--------------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function                 | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O                      | 3    | -     | -                           | U19                         | 677   |
| I/O                      | 3    | -     | -                           | V21                         | 680   |
| I/O                      | 3    | -     | R16                         | T18                         | 683   |
| I/O                      | 3    | P110  | M14                         | W22                         | 686   |
| GND                      | -    | -     | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>         | 3    | -     | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | -     |
| I/O, V <sub>REF</sub>    | 3    | P111  | L14                         | U21                         | 689   |
| I/O                      | 3    | P112  | M15                         | T20                         | 692   |
| I/O                      | 3    | -     | -                           | T19                         | 695   |
| I/O                      | 3    | -     | -                           | V22                         | 698   |
| I/O                      | 3    | -     | L12                         | T21                         | 701   |
| I/O                      | 3    | P113  | P16                         | R18                         | 704   |
| I/O                      | 3    | -     | -                           | U22                         | 707   |
| I/O, V <sub>REF</sub>    | 3    | P114  | L13                         | R19                         | 710   |
| I/O (D6)                 | 3    | P115  | N16                         | T22                         | 713   |
| GND                      | -    | P116  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>         | 3    | P117  | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | -     |
| V <sub>CCINT</sub>       | -    | P118  | $V_{CCINT}^{*}$             | $V_{CCINT}^{*}$             | -     |
| I/O (D5)                 | 3    | P119  | M16                         | R21                         | 716   |
| I/O                      | 3    | P120  | K14                         | P18                         | 719   |
| I/O                      | 3    | -     | -                           | P19                         | 725   |
| I/O                      | 3    | -     | L16                         | P20                         | 728   |
| I/O                      | 3    | P121  | K13                         | P21                         | 731   |
| I/O                      | 3    | -     | -                           | N19                         | 734   |
| I/O                      | 3    | P122  | L15                         | N18                         | 740   |
| I/O                      | 3    | P123  | K12                         | N20                         | 743   |
| GND                      | -    | P124  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>         | 3    | -     | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | -     |
| I/O, V <sub>REF</sub>    | 3    | P125  | K16                         | N21                         | 746   |
| I/O (D4)                 | 3    | P126  | J16                         | N22                         | 749   |
| I/O                      | 3    | -     | J14                         | M19                         | 752   |
| I/O                      | 3    | P127  | K15                         | M20                         | 755   |
| I/O                      | 3    | -     | -                           | M18                         | 758   |
| V <sub>CCINT</sub>       | -    | P128  | V <sub>CCINT</sub> *        | $V_{CCINT}^{*}$             | -     |
| I/O, TRDY <sup>(1)</sup> | 3    | P129  | J15                         | M22                         | 764   |
| V <sub>CCO</sub>         | 3    | P130  | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | -     |
| V <sub>CCO</sub>         | 2    | P130  | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | P131  | GND*                        | GND*                        | -     |

#### Additional XC2S150 Package Pins

#### PQ208

| Not Connected Pins |     |   |   |   |   |  |  |  |
|--------------------|-----|---|---|---|---|--|--|--|
| P55                | P56 | - | - | - | - |  |  |  |
| 11/02/00           |     | * | • | * | • |  |  |  |

#### FG256

|                              |     |                     | T Pins    |    |     |  |  |  |
|------------------------------|-----|---------------------|-----------|----|-----|--|--|--|
| C3                           | C14 | D4                  | D13       | E5 | E12 |  |  |  |
| M5                           | M12 | N4                  | N13       | P3 | P14 |  |  |  |
| V <sub>CCO</sub> Bank 0 Pins |     |                     |           |    |     |  |  |  |
| E8                           | F8  | -                   | -         | -  | -   |  |  |  |
| V <sub>CCO</sub> Bank 1 Pins |     |                     |           |    |     |  |  |  |
| E9                           | F9  | -                   | -         | -  | -   |  |  |  |
| V <sub>CCO</sub> Bank 2 Pins |     |                     |           |    |     |  |  |  |
| H11                          | H12 | -                   | -         | -  | -   |  |  |  |
| V <sub>CCO</sub> Bank 3 Pins |     |                     |           |    |     |  |  |  |
| J11                          | J12 | -                   | -         | -  | -   |  |  |  |
|                              |     | V <sub>CCO</sub> Ba | nk 4 Pins |    | -j  |  |  |  |
| L9                           | M9  | -                   | -         | -  | -   |  |  |  |
|                              |     | V <sub>CCO</sub> Ba | nk 5 Pins |    |     |  |  |  |
| L8                           | M8  | -                   | -         | -  | -   |  |  |  |
|                              |     | V <sub>CCO</sub> Ba | nk 6 Pins |    |     |  |  |  |
| J5                           | J6  | -                   | -         | -  | -   |  |  |  |
|                              |     | V <sub>CCO</sub> Ba | nk 7 Pins |    |     |  |  |  |
| H5                           | H6  | -                   | -         | -  | -   |  |  |  |
|                              |     | GND                 | Pins      |    |     |  |  |  |
| A1                           | A16 | B2                  | B15       | F6 | F7  |  |  |  |
| F10                          | F11 | G6                  | G7        | G8 | G9  |  |  |  |
| G10                          | G11 | H7                  | H8        | H9 | H10 |  |  |  |
| J7                           | J8  | J9                  | J10       | K6 | K7  |  |  |  |
| K8                           | K9  | K10                 | K11       | L6 | L7  |  |  |  |
| L10                          | L11 | R2                  | R15       | T1 | T16 |  |  |  |
| Not Connected Pins           |     |                     |           |    |     |  |  |  |
| P4                           | R4  | -                   | -         | -  | -   |  |  |  |

Additional XC2S150 Package Pins (Continued)

#### FG456

| FG430                        |      |                     |           |        |      |  |  |  |  |
|------------------------------|------|---------------------|-----------|--------|------|--|--|--|--|
| V <sub>CCINT</sub> Pins      |      |                     |           |        |      |  |  |  |  |
| E5                           | E18  | F6                  | F17       | G7     | G8   |  |  |  |  |
| G9                           | G14  | G15                 | G16       | H7     | H16  |  |  |  |  |
| J7                           | J16  | P7                  | P16       | R7     | R16  |  |  |  |  |
| T7                           | T8   | Т9                  | T14       | T15    | T16  |  |  |  |  |
| U6                           | U17  | V5                  | V18       | -      | -    |  |  |  |  |
|                              | ļ    | V <sub>CCO</sub> Ba | nk 0 Pins |        |      |  |  |  |  |
| F7                           | F8   | F9                  | F10       | G10    | G11  |  |  |  |  |
| V <sub>CCO</sub> Bank 1 Pins |      |                     |           |        |      |  |  |  |  |
| F13                          | F14  | F15                 | F16       | G12    | G13  |  |  |  |  |
| V <sub>CCO</sub> Bank 2 Pins |      |                     |           |        |      |  |  |  |  |
| G17                          | H17  | J17                 | K16       | K17    | L16  |  |  |  |  |
|                              | 1    | V <sub>CCO</sub> Ba | nk 3 Pins | ļ      | ļ    |  |  |  |  |
| M16                          | N16  | N17                 | P17       | R17    | T17  |  |  |  |  |
|                              |      | V <sub>CCO</sub> Ba | nk 4 Pins |        |      |  |  |  |  |
| T12                          | T13  | U13                 | U14       | U15    | U16  |  |  |  |  |
|                              |      | V <sub>CCO</sub> Ba | nk 5 Pins |        |      |  |  |  |  |
| T10                          | T11  | U7                  | U8        | U9     | U10  |  |  |  |  |
|                              |      |                     | nk 6 Pins |        |      |  |  |  |  |
| M7                           | N6   | N7                  | P6        | R6     | T6   |  |  |  |  |
|                              |      |                     | nk 7 Pins |        |      |  |  |  |  |
| G6                           | H6   | J6                  | K6        | K7     | L7   |  |  |  |  |
| GND Pins                     |      |                     |           |        |      |  |  |  |  |
| A1                           | A22  | B2                  | B21       | C3     | C20  |  |  |  |  |
| J9                           | J10  | J11                 | J12       | J13    | J14  |  |  |  |  |
| K9                           | K10  | K11                 | K12       | K13    | K14  |  |  |  |  |
| L9                           | L10  | L11                 | L12       | L13    | L14  |  |  |  |  |
| M9                           | M10  | M11                 | M12       | M13    | M14  |  |  |  |  |
| N9                           | N10  | N11                 | N12       | N13    | N14  |  |  |  |  |
| P9                           | P10  | P11                 | P12       | P13    | P14  |  |  |  |  |
| Y3                           | Y20  | AA2                 | AA21      | AB1    | AB22 |  |  |  |  |
| Not Connected Pins           |      |                     |           |        |      |  |  |  |  |
| A2                           | A6   | A12                 | A13       | A14    | B11  |  |  |  |  |
| B16                          | C2   | C8                  | C9        | D1     | D4   |  |  |  |  |
| D18                          | D19  | E13                 | E17       | E19    | F11  |  |  |  |  |
| G2                           | G22  | H21                 | <br>J1    | <br>J4 | K2   |  |  |  |  |
| K18                          | K19  | L2                  | L19       | M2     | M17  |  |  |  |  |
| M21                          | N1   | P1                  | P5        | P22    | R3   |  |  |  |  |
| R20                          | R22  | U3                  | U18       | V6     | W4   |  |  |  |  |
| W13                          | W15  | W19                 | Y5        | Y22    | AA1  |  |  |  |  |
| AA3                          | AA9  | AA10                | AA11      | AA16   | AB7  |  |  |  |  |
| AB8                          | AB12 | AB14                | AB21      | -      | -    |  |  |  |  |
| 11/02/00                     |      |                     |           | ļ      |      |  |  |  |  |
|                              |      |                     |           |        |      |  |  |  |  |

#### XC2S200 Device Pinouts (Continued)

| XC2S200 Pad           |      |       |                             | Bndry                       |      |
|-----------------------|------|-------|-----------------------------|-----------------------------|------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan |
| I/O                   | 6    | -     | -                           | T2                          | 449  |
| I/O                   | 6    | P43   | L4                          | U1                          | 452  |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O                   | 6    | -     | M2                          | R5                          | 455  |
| I/O                   | 6    | -     | -                           | V1                          | 458  |
| I/O                   | 6    | -     | -                           | T5                          | 461  |
| I/O                   | 6    | P44   | L3                          | U2                          | 464  |
| I/O, V <sub>REF</sub> | 6    | P45   | N1                          | Т3                          | 467  |
| V <sub>CCO</sub>      | 6    | -     | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -    |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O                   | 6    | P46   | P1                          | T4                          | 470  |
| I/O                   | 6    | -     | L5                          | W1                          | 473  |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O                   | 6    | -     | -                           | V2                          | 476  |
| I/O                   | 6    | -     | -                           | U4                          | 482  |
| I/O, V <sub>REF</sub> | 6    | P47   | N2                          | Y1                          | 485  |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O                   | 6    | -     | M4                          | W2                          | 488  |
| I/O                   | 6    | -     | -                           | V3                          | 491  |
| I/O                   | 6    | -     | -                           | V4                          | 494  |
| I/O                   | 6    | P48   | R1                          | Y2                          | 500  |
| I/O                   | 6    | P49   | M3                          | W3                          | 503  |
| M1                    | -    | P50   | P2                          | U5                          | 506  |
| GND                   | -    | P51   | GND*                        | GND*                        | -    |
| MO                    | -    | P52   | N3                          | AB2                         | 507  |
| V <sub>CCO</sub>      | 6    | P53   | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -    |
| V <sub>CCO</sub>      | 5    | P53   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -    |
| M2                    | -    | P54   | R3                          | Y4                          | 508  |
| I/O                   | 5    | -     | -                           | W5                          | 518  |
| I/O                   | 5    | -     | -                           | AB3                         | 521  |
| I/O                   | 5    | -     | N5                          | V7                          | 524  |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O, V <sub>REF</sub> | 5    | P57   | T2                          | Y6                          | 527  |
| I/O                   | 5    | -     | -                           | AA4                         | 530  |
| I/O                   | 5    | -     | -                           | AB4                         | 536  |
| I/O                   | 5    | -     | P5                          | W6                          | 539  |
| I/O                   | 5    | P58   | Т3                          | Y7                          | 542  |
| GND                   | -    | -     | GND*                        | GND*                        | -    |

# XC2S200 Device Pinouts (Continued)

| XC2S200 Pac           | I Name |       |                             |                             | Bndry |
|-----------------------|--------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank   | PQ208 | FG256                       | FG456                       | Scan  |
| V <sub>CCO</sub>      | 5      | -     | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| I/O, V <sub>REF</sub> | 5      | P59   | T4                          | AA5                         | 545   |
| I/O                   | 5      | P60   | M6                          | AB5                         | 548   |
| I/O                   | 5      | -     | -                           | V8                          | 551   |
| I/O                   | 5      | -     | -                           | AA6                         | 554   |
| I/O                   | 5      | -     | T5                          | AB6                         | 557   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 5      | P61   | N6                          | AA7                         | 560   |
| I/O                   | 5      | -     | -                           | W7                          | 563   |
| I/O, V <sub>REF</sub> | 5      | P62   | R5                          | W8                          | 569   |
| I/O                   | 5      | P63   | P6                          | Y8                          | 572   |
| GND                   | -      | P64   | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 5      | P65   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| V <sub>CCINT</sub>    | -      | P66   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O                   | 5      | P67   | R6                          | AA8                         | 575   |
| I/O                   | 5      | P68   | M7                          | V9                          | 578   |
| I/O                   | 5      | -     | -                           | AB8                         | 581   |
| I/O                   | 5      | -     | -                           | W9                          | 584   |
| I/O                   | 5      | -     | -                           | AB9                         | 587   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 5      | P69   | N7                          | Y9                          | 590   |
| I/O                   | 5      | -     | -                           | V10                         | 593   |
| I/O                   | 5      | -     | -                           | AA9                         | 596   |
| I/O                   | 5      | P70   | T6                          | W10                         | 599   |
| I/O                   | 5      | P71   | P7                          | AB10                        | 602   |
| GND                   | -      | P72   | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 5      | -     | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| I/O, V <sub>REF</sub> | 5      | P73   | P8                          | Y10                         | 605   |
| I/O                   | 5      | P74   | R7                          | V11                         | 608   |
| I/O                   | 5      | -     | -                           | AA10                        | 614   |
| I/O                   | 5      | -     | T7                          | W11                         | 617   |
| I/O                   | 5      | P75   | Т8                          | AB11                        | 620   |
| I/O                   | 5      | -     | -                           | U11                         | 623   |
| V <sub>CCINT</sub>    | -      | P76   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I, GCK1               | 5      | P77   | R8                          | Y11                         | 635   |
| V <sub>CCO</sub>      | 5      | P78   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| V <sub>CCO</sub>      | 4      | P78   | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| GND                   | -      | P79   | GND*                        | GND*                        | -     |

#### XC2S200 Device Pinouts (Continued)

| XC2S200 Pad           |      |       |                             | Bndry                       |      |
|-----------------------|------|-------|-----------------------------|-----------------------------|------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan |
| V <sub>CCO</sub>      | 1    | P156  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -    |
| TDO                   | 2    | P157  | B14                         | A21                         | -    |
| GND                   | -    | P158  | GND*                        | GND*                        | -    |
| TDI                   | -    | P159  | A15                         | B20                         | -    |
| I/O ( <u>CS</u> )     | 1    | P160  | B13                         | C19                         | 0    |
| I/O (WRITE)           | 1    | P161  | C13                         | A20                         | 3    |
| I/O                   | 1    | -     | -                           | B19                         | 9    |
| I/O                   | 1    | -     | -                           | C18                         | 12   |
| I/O                   | 1    | -     | C12                         | D17                         | 15   |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O, V <sub>REF</sub> | 1    | P162  | A14                         | A19                         | 18   |
| I/O                   | 1    | -     | -                           | B18                         | 21   |
| I/O                   | 1    | -     | -                           | E16                         | 27   |
| I/O                   | 1    | -     | D12                         | C17                         | 30   |
| I/O                   | 1    | P163  | B12                         | D16                         | 33   |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| V <sub>CCO</sub>      | 1    | -     | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -    |
| I/O, V <sub>REF</sub> | 1    | P164  | C11                         | A18                         | 36   |
| I/O                   | 1    | P165  | A13                         | B17                         | 39   |
| I/O                   | 1    | -     | -                           | E15                         | 42   |
| I/O                   | 1    | -     | -                           | A17                         | 45   |
| I/O                   | 1    | -     | D11                         | D15                         | 48   |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O                   | 1    | P166  | A12                         | C16                         | 51   |
| I/O                   | 1    | -     | -                           | D14                         | 54   |
| I/O, V <sub>REF</sub> | 1    | P167  | E11                         | E14                         | 60   |
| I/O                   | 1    | P168  | B11                         | A16                         | 63   |
| GND                   | -    | P169  | GND*                        | GND*                        | -    |
| V <sub>CCO</sub>      | 1    | P170  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -    |
| V <sub>CCINT</sub>    | -    | P171  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -    |
| I/O                   | 1    | P172  | A11                         | C15                         | 66   |
| I/O                   | 1    | P173  | C10                         | B15                         | 69   |
| I/O                   | 1    | -     | -                           | E13                         | 72   |
| I/O                   | 1    | -     | -                           | A15                         | 75   |
| I/O                   | 1    | -     | -                           | F12                         | 78   |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O                   | 1    | P174  | B10                         | C14                         | 81   |
| I/O                   | 1    | -     | -                           | B14                         | 84   |
| I/O                   | 1    | -     | -                           | A14                         | 87   |

#### XC2S200 Device Pinouts (Continued)

| XC2S200 Pad Name      |      |       |                             |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O                   | 1    | P175  | D10                         | D13                         | 90    |
| I/O                   | 1    | P176  | A10                         | C13                         | 93    |
| GND                   | -    | P177  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | -     | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| I/O, V <sub>REF</sub> | 1    | P178  | B9                          | B13                         | 96    |
| I/O                   | 1    | P179  | E10                         | E12                         | 99    |
| I/O                   | 1    | -     | -                           | A13                         | 105   |
| I/O                   | 1    | -     | A9                          | B12                         | 108   |
| I/O                   | 1    | P180  | D9                          | D12                         | 111   |
| I/O                   | 1    | -     | -                           | C12                         | 114   |
| I/O                   | 1    | P181  | A8                          | D11                         | 120   |
| I, GCK2               | 1    | P182  | C9                          | A11                         | 126   |
| GND                   | -    | P183  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | P184  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| V <sub>CCO</sub>      | 0    | P184  | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |
| I, GCK3               | 0    | P185  | B8                          | C11                         | 127   |
| V <sub>CCINT</sub>    | -    | P186  | V <sub>CCINT</sub> *        | $V_{CCINT}^{*}$             | -     |
| I/O                   | 0    | -     | -                           | E11                         | 137   |
| I/O                   | 0    | P187  | A7                          | A10                         | 140   |
| I/O                   | 0    | -     | D8                          | B10                         | 143   |
| I/O                   | 0    | -     | -                           | F11                         | 146   |
| I/O                   | 0    | P188  | A6                          | C10                         | 152   |
| I/O, V <sub>REF</sub> | 0    | P189  | B7                          | A9                          | 155   |
| V <sub>CCO</sub>      | 0    | -     | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |
| GND                   | -    | P190  | GND*                        | GND*                        | -     |
| I/O                   | 0    | P191  | C8                          | B9                          | 158   |
| I/O                   | 0    | P192  | D7                          | E10                         | 161   |
| I/O                   | 0    | -     | -                           | C9                          | 164   |
| I/O                   | 0    | -     | -                           | D10                         | 167   |
| I/O                   | 0    | P193  | E7                          | A8                          | 170   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 0    | -     | -                           | D9                          | 173   |
| I/O                   | 0    | -     | -                           | B8                          | 176   |
| I/O                   | 0    | -     | -                           | C8                          | 179   |
| I/O                   | 0    | P194  | C7                          | E9                          | 182   |
| I/O                   | 0    | P195  | B6                          | A7                          | 185   |
| V <sub>CCINT</sub>    | -    | P196  | V <sub>CCINT</sub> *        | $V_{CCINT}^{*}$             | -     |
| V <sub>CCO</sub>      | 0    | P197  | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |