# E·XFL

### AMD Xilinx - XC2S50-6FG256C Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	384
Number of Logic Elements/Cells	1728
Total RAM Bits	32768
Number of I/O	176
Number of Gates	50000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc2s50-6fg256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Ordering Information**

Spartan-II devices are available in both standard and Pb-free packaging options for all device/package combinations. The Pb-free packages include a special "G" character in the ordering code.

## Standard Packaging



## **Device Ordering Options**

Device		Speed Grade		Number of Pins / Package Type		Temperatur	e Range (T <sub>J</sub> )
XC2S15	-5	Standard Performance	`	VQ(G)100	100-pin Plastic Very Thin QFP	C = Commercial	0°C to +85°C
XC2S30	-6	Higher Performance <sup>(1)</sup>	(	CS(G)144	144-ball Chip-Scale BGA	I = Industrial	-40°C to +100°C
XC2S50			-	TQ(G)144	144-pin Plastic Thin QFP		
XC2S100			F	PQ(G)208	208-pin Plastic QFP		
XC2S150			F	FG(G)256	256-ball Fine Pitch BGA		
XC2S200			F	FG(G)456	456-ball Fine Pitch BGA		

### Notes:

1. The -6 speed grade is exclusively available in the Commercial temperature range.

## **Device Part Marking**



www.xilinx.com

## 

## Signals

There are two kinds of pins that are used to configure Spartan-II devices: Dedicated pins perform only specific configuration-related functions; the other pins can serve as general purpose I/Os once user operation has begun.

The dedicated pins comprise the mode pins (M2, M1, M0), the configuration clock pin (CCLK), the PROGRAM pin, the DONE pin and the boundary-scan pins (TDI, TDO, TMS, TCK). Depending on the selected configuration mode, CCLK may be an output generated by the FPGA, or may be generated externally, and provided to the FPGA as an input.

Note that some configuration pins can act as outputs. For correct operation, these pins require a V<sub>CCO</sub> of 3.3V to drive an LVTTL signal or 2.5V to drive an LVCMOS signal. All the relevant pins fall in banks 2 or 3. The  $\overline{\text{CS}}$  and  $\overline{\text{WRITE}}$  pins for Slave Parallel mode are located in bank 1.

For a more detailed description than that given below, see "Pinout Tables" in Module 4 and XAPP176, Spartan-II FPGA Series Configuration and Readback.

## The Process

The sequence of steps necessary to configure Spartan-II devices are shown in Figure 11. The overall flow can be divided into three different phases.

- Initiating Configuration
- Configuration memory clear
- Loading data frames
- Start-up

The memory clearing and start-up phases are the same for all configuration modes; however, the steps for the loading of data frames are different. Thus, the details for data frame loading are described separately in the sections devoted to each mode.

## Initiating Configuration

There are two different ways to initiate the configuration process: applying power to the device or asserting the PROGRAM input.

Configuration on power-up occurs automatically unless it is delayed by the user, as described in a separate section below. The waveform for configuration on power-up is shown in Figure 12, page 19. Before configuration can begin,  $V_{CCO}$  Bank 2 must be greater than 1.0V. Furthermore, all  $V_{CCINT}$  power pins must be connected to a 2.5V supply. For more information on delaying configuration, see "Clearing Configuration Memory," page 19.

Once in user operation, the device can be re-configured simply by pulling the PROGRAM pin Low. The device acknowledges the beginning of the configuration process

by driving DONE Low, then enters the memory-clearing phase.



Figure 11: Configuration Flow Diagram



### Notes: (referring to waveform above:)

1. Before configuration can begin,  $V_{CCINT}$  must be greater than 1.6V and  $V_{CCO}$  Bank 2 must be greater than 1.0V.

Figure 12: Configuration Timing on Power-Up

### **Clearing Configuration Memory**

The device indicates that clearing the configuration memory is in progress by driving INIT Low. At this time, the user can delay configuration by holding either PROGRAM or INIT Low, which causes the device to remain in the memory clearing phase. Note that the bidirectional INIT line is driving a Low logic level during memory clearing. To avoid contention, use an open-drain driver to keep INIT Low.

With no delay in force, the device indicates that the memory is completely clear by driving INIT High. The FPGA samples its mode pins on this Low-to-High transition.

## Loading Configuration Data

Once INIT is High, the user can begin loading configuration data frames into the device. The details of loading the configuration data are discussed in the sections treating the configuration modes individually. The sequence of operations necessary to load configuration data using the serial modes is shown in Figure 14. Loading data using the Slave Parallel mode is shown in Figure 19, page 25.

### **CRC Error Checking**

During the loading of configuration data, a CRC value embedded in the configuration file is checked against a CRC value calculated within the FPGA. If the CRC values do not match, the FPGA drives INIT Low to indicate that a frame error has occurred and configuration is aborted.

To reconfigure the device, the PROGRAM pin should be asserted to reset the configuration logic. Recycling power also resets the FPGA for configuration. See "Clearing Configuration Memory".

### Start-up

The start-up sequence oversees the transition of the FPGA from the configuration state to full user operation. A match of CRC values, indicating a successful loading of the configuration data, initiates the sequence.

During start-up, the device performs four operations:

- 1. The assertion of DONE. The failure of DONE to go High may indicate the unsuccessful loading of configuration data.
- 2. The release of the Global Three State net. This activates I/Os to which signals are assigned. The remaining I/Os stay in a high-impedance state with internal weak pull-down resistors present.
- 3. Negates Global Set Reset (GSR). This allows all flip-flops to change state.
- 4. The assertion of Global Write Enable (GWE). This allows all RAMs and flip-flops to change state.

division factor N except for non-integer division in High Frequency (HF) mode. For division factor 1.5 the duty cycle in the HF mode is 33.3% High and 66.7% Low. For division factor 2.5, the duty cycle in the HF mode is 40.0% High and 60.0% Low.

## 1x Clock Outputs — CLK[0/90/180/270]

The 1x clock output pin CLK0 represents a delay-compensated version of the source clock (CLKIN) signal. The CLKDLL primitive provides three phase-shifted versions of the CLK0 signal while CLKDLLHF provides only the 180 degree phase-shifted version. The relationship between phase shift and the corresponding period shift appears in Table 10.

The timing diagrams in Figure 26 illustrate the DLL clock output characteristics.

## Table 10: Relationship of Phase-Shifted Output Clock to Period Shift

Phase (degrees)	Period Shift (percent)
0	0%
90	25%
180	50%
270	75%

The DLL provides duty cycle correction on all 1x clock outputs such that all 1x clock outputs by default have a 50/50 duty cycle. The DUTY\_CYCLE\_CORRECTION property (TRUE by default), controls this feature. In order to deactivate the DLL duty cycle correction, attach the DUTY\_CYCLE\_CORRECTION=FALSE property to the DLL primitive. When duty cycle correction deactivates, the output clock has the same duty cycle as the source clock.

The DLL clock outputs can drive an OBUF, a BUFG, or they can route directly to destination clock pins. The DLL clock outputs can only drive the BUFGs that reside on the same edge (top or bottom).

## Locked Output — LOCKED

In order to achieve lock, the DLL may need to sample several thousand clock cycles. After the DLL achieves lock the LOCKED signal activates. The "DLL Timing Parameters" section of Module 3 provides estimates for locking times.

In order to guarantee that the system clock is established prior to the device "waking up," the DLL can delay the completion of the device configuration process until after the DLL locks. The STARTUP\_WAIT property activates this feature.

Until the LOCKED signal activates, the DLL output clocks are not valid and can exhibit glitches, spikes, or other

spurious movement. In particular the CLK2X output will appear as a 1x clock with a 25/75 duty cycle.

## **DLL Properties**

Properties provide access to some of the Spartan-II family DLL features, (for example, clock division and duty cycle correction).

## **Duty Cycle Correction Property**

The 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty-cycle corrected default, such that they exhibit a 50/50 duty cycle. The DUTY\_CYCLE\_CORRECTION property (by default TRUE) controls this feature. To deactivate the DLL duty-cycle correction for the 1x clock outputs, attach the DUTY\_CYCLE\_CORRECTION=FALSE property to the DLL primitive.



Figure 26: DLL Output Characteristics

## Clock Divide Property

The CLKDV\_DIVIDE property specifies how the signal on the CLKDV pin is frequency divided with respect to the CLK0 pin. The values allowed for this property are 1.5, 2, 2.5, 3, 4, 5, 8, or 16; the default value is 2.

### Table 11: Available Library Primitives

Primitive	Port A Width	Port B Width
RAMB4_S4	4	N/A
RAMB4_S4_S4		4
RAMB4_S4_S8		8
RAMB4_54_516		16
RAMB4_S8	8	N/A
RAMB4_S8_S8		8
RAMB4_S8_S16		16
RAMB4_S16	16	N/A
RAMB4_S16_S16		16

## **Port Signals**

Each block RAM port operates independently of the others while accessing the same set of 4096 memory cells.

 Table 12 describes the depth and width aspect ratios for the block RAM memory.

Table 12: Block RAM Port Aspect Ratios

Width	Depth	ADDR Bus	Data Bus
1	4096	ADDR<11:0>	DATA<0>
2	2048	ADDR<10:0>	DATA<1:0>
4	1024	ADDR<9:0>	DATA<3:0>
8	512	ADDR<8:0>	DATA<7:0>
16	256	ADDR<7:0>	DATA<15:0>

## Clock—CLK[A/B]

Each port is fully synchronous with independent clock pins. All port input pins have setup time referenced to the port CLK pin. The data output bus has a clock-to-out time referenced to the CLK pin.

## Enable—EN[A/B]

The enable pin affects the read, write and reset functionality of the port. Ports with an inactive enable pin keep the output pins in the previous state and do not write data to the memory cells.

## Write Enable—WE[A/B]

Activating the write enable pin allows the port to write to the memory cells. When active, the contents of the data input bus are written to the RAM at the address pointed to by the address bus, and the new data also reflects on the data out bus. When inactive, a read operation occurs and the contents of the memory cells referenced by the address bus reflect on the data out bus.

### Reset—RST[A|B]

The reset pin forces the data output bus latches to zero synchronously. This does not affect the memory cells of the RAM and does not disturb a write operation on the other port.

## Address Bus—ADDR[A/B]<#:0>

The address bus selects the memory cells for read or write. The width of the port determines the required width of this bus as shown in Table 12.

## Data In Bus-DI[A/B]<#:0>

The data in bus provides the new data value to be written into the RAM. This bus and the port have the same width, as shown in Table 12.

## Data Output Bus—DO[A/B]<#:0>

The data out bus reflects the contents of the memory cells referenced by the address bus at the last active clock edge. During a write operation, the data out bus reflects the data in bus. The width of this bus equals the width of the port. The allowed widths appear in Table 12.

## **Inverting Control Pins**

The four control pins (CLK, EN, WE and RST) for each port have independent inversion control as a configuration option.

## **Address Mapping**

Each port accesses the same set of 4096 memory cells using an addressing scheme dependent on the width of the port. The physical RAM location addressed for a particular width are described in the following formula (of interest only when the two ports use different aspect ratios).

Table 13 shows low order address mapping for each portwidth.

Table 13: Port Address Mapping

Port Widt h	Port Addresses																
1	4095	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
		5	4	3	2	1	0	9	8	1	6	5	4	3	2	1	0
2	2047	0	7	06		0	5	0	4	0	3	0	2	0	1	0	0
4	1023		03				0	2			0	1			0	0	
8	511	01 00															
16	255		00														

## **Creating Larger RAM Structures**

The block RAM columns have specialized routing to allow cascading blocks together with minimal routing delays. This achieves wider or deeper RAM structures with a smaller timing penalty than when using normal routing channels.

## **Location Constraints**

Block RAM instances can have LOC properties attached to them to constrain the placement. The block RAM placement locations are separate from the CLB location naming convention, allowing the LOC properties to transfer easily from array to array.

The LOC properties use the following form:

LOC = RAMB4\_R#C#

RAMB4\_R0C0 is the upper left RAMB4 location on the device.

## **Conflict Resolution**

The block RAM memory is a true dual-read/write port RAM that allows simultaneous access of the same memory cell from both ports. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window. The following lists specifics of port and memory cell write conflict resolution.

- If both ports write to the same memory cell simultaneously, violating the clock-to-clock setup requirement, consider the data stored as invalid.
- If one port attempts a read of the same memory cell the other simultaneously writes, violating the clock-to-clock setup requirement, the following occurs.
  - The write succeeds
  - The data out on the writing port accurately reflects the data written.
  - The data out on the reading port is invalid.

Conflicts do not cause any physical damage.

## Single Port Timing

Figure 33 shows a timing diagram for a single port of a block RAM memory. The block RAM AC switching characteristics are specified in the data sheet. The block RAM memory is initially disabled.

At the first rising edge of the CLK pin, the ADDR, DI, EN, WE, and RST pins are sampled. The EN pin is High and the WE pin is Low indicating a read operation. The DO bus contains the contents of the memory location, 0x00, as indicated by the ADDR bus.

At the second rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN and WE pins are High indicating a write operation. The DO bus mirrors

the DI bus. The DI bus is written to the memory location 0x0F.

At the third rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN pin is High and the WE pin is Low indicating a read operation. The DO bus contains the contents of the memory location 0x7E as indicated by the ADDR bus.

At the fourth rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN pin is Low indicating that the block RAM memory is now disabled. The DO bus retains the last value.

## **Dual Port Timing**

Figure 34 shows a timing diagram for a true dual-port read/write block RAM memory. The clock on port A has a longer period than the clock on Port B. The timing parameter  $T_{BCCS}$ , (clock-to-clock setup) is shown on this diagram. The parameter,  $T_{BCCS}$  is violated once in the diagram. All other timing parameters are identical to the single port version shown in Figure 33.

T<sub>BCCS</sub> is only of importance when the address of both ports are the same and at least one port is performing a write operation. When the clock-to-clock set-up parameter is violated for a WRITE-WRITE condition, the contents of the memory at that location will be invalid. When the clock-to-clock set-up parameter is violated for a WRITE-READ condition, the contents of the memory will be correct, but the read port will have invalid data. At the first rising edge of the CLKA, memory location 0x00 is to be written with the value 0xAAAA and is mirrored on the DOA bus. The last operation of Port B was a read to the same memory location 0x00. The DOB bus of Port B does not change with the new value on Port A, and retains the last read value. A short time later, Port B executes another read to memory location 0x00, and the DOB bus now reflects the new memory value written by Port A.

At the second rising edge of CLKA, memory location 0x7E is written with the value 0x9999 and is mirrored on the DOA bus. Port B then executes a read operation to the same memory location without violating the T<sub>BCCS</sub> parameter and the DOB reflects the new memory values written by Port A.

IOBUF\_<slew\_rate>\_<drive\_strength>

<slew\_rate> can be either F (Fast), or S (Slow) and <drive\_strength> is specified in milliamps (2, 4, 6, 8, 12, 16, or 24).





When the IOBUF primitive supports an I/O standard such as LVTTL, LVCMOS, or PCI33\_5, the IBUF automatically configures as a 5V tolerant input buffer unless the V<sub>CCO</sub> for the bank is less than 2V. If the single-ended IBUF is placed in a bank with an HSTL standard (V<sub>CCO</sub> < 2V), the input buffer is not 5V tolerant.

The voltage reference signal is "banked" within the Spartan-II device on a half-edge basis such that for all packages there are eight independent  $V_{REF}$  banks internally. See Figure 36, page 39 for a representation of the Spartan-II FPGA I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a  $V_{REF}$  input.

Additional restrictions on the Versatile I/O IOBUF placement require that within a given  $V_{CCO}$  bank each IOBUF must share the same output source drive voltage. Input buffers of any type and output buffers that do not require  $V_{CCO}$  can be placed within the same  $V_{CCO}$  bank. The LOC property can specify a location for the IOBUF.

An optional delay element is associated with the input path in each IOBUF. When the IOBUF drives an input flip-flop within the IOB, the delay element activates by default to ensure a zero hold-time requirement. Override this default with the NODELAY=TRUE property.

In the case when the IOBUF does not drive an input flip-flop within the IOB, the delay element de-activates by default to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.

3-state output buffers and bidirectional buffers can have either a weak pull-up resistor, a weak pull-down resistor, or a weak "keeper" circuit. Control this feature by adding the appropriate primitive to the output net of the IOBUF (PULLUP, PULLDOWN, or KEEPER).

## **Versatile I/O Properties**

Access to some of the Versatile I/O features (for example, location constraints, input delay, output drive strength, and slew rate) is available through properties associated with these features.

### Input Delay Properties

An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element activates by default to ensure a zero hold-time requirement. Use the NODELAY=TRUE property to override this default.

In the case when the IBUF does not drive a flip-flop within the IOB, the delay element by default de-activates to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.

### IOB Flip-Flop/Latch Property

The I/O Block (IOB) includes an optional register on the input path, an optional register on the output path, and an optional register on the 3-state control pin. The design implementation software automatically takes advantage of these registers when the following option for the Map program is specified:

### map -pr b <filename>

Alternatively, the IOB = TRUE property can be placed on a register to force the mapper to place the register in an IOB.

### **Location Constraints**

Specify the location of each Versatile I/O primitive with the location constraint LOC attached to the Versatile I/O primitive. The external port identifier indicates the value of the location constrain. The format of the port identifier depends on the package chosen for the specific design.

The LOC properties use the following form:

LOC=A42 LOC=P37

## **Output Slew Rate Property**

In the case of the LVTTL output buffers (OBUF, OBUFT, and IOBUF), slew rate control can be programmed with the SLEW= property. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals. The SLEW= property has one of the two following values.

SLEW=SLOW

SLEW=FAST

## **Output Drive Strength Property**

For the LVTTL output buffers (OBUF, OBUFT, and IOBUF, the desired drive strength can be specified with the DRIVE=

ground metallization. The IC internal ground level deviates from the external system ground level for a short duration (a few nanoseconds) after multiple outputs change state simultaneously.

Ground bounce affects stable Low outputs and all inputs because they interpret the incoming signal by comparing it to the internal ground. If the ground bounce amplitude exceeds the actual instantaneous noise margin, then a non-changing input can be interpreted as a short pulse with a polarity opposite to the ground bounce.

Table 18 provides the guidelines for the maximum numberof simultaneously switching outputs allowed per outputpower/ground pair to avoid the effects of ground bounce.Refer to Table 19 for the number of effective outputpower/ground pairs for each Spartan-II device and packagecombination.

## Table 18: Maximum Number of Simultaneously Switching Outputs per Power/Ground Pair

	Pacl	kage
Standard	CS, FG	PQ, TQ, VQ
LVTTL Slow Slew Rate, 2 mA drive	68	36
LVTTL Slow Slew Rate, 4 mA drive	41	20
LVTTL Slow Slew Rate, 6 mA drive	29	15
LVTTL Slow Slew Rate, 8 mA drive	22	12
LVTTL Slow Slew Rate, 12 mA drive	17	9
LVTTL Slow Slew Rate, 16 mA drive	14	7
LVTTL Slow Slew Rate, 24 mA drive	9	5
LVTTL Fast Slew Rate, 2 mA drive	40	21
LVTTL Fast Slew Rate, 4 mA drive	24	12
LVTTL Fast Slew Rate, 6 mA drive	17	9
LVTTL Fast Slew Rate, 8 mA drive	13	7
LVTTL Fast Slew Rate, 12 mA drive	10	5
LVTTL Fast Slew Rate, 16 mA drive	8	4
LVTTL Fast Slew Rate, 24 mA drive	5	3
LVCMOS2	10	5
PCI	8	4
GTL	4	4
GTL+	4	4
HSTL Class I	18	9
HSTL Class III	9	5
HSTL Class IV	5	3
SSTL2 Class I	15	8

## Table 18: Maximum Number of SimultaneouslySwitching Outputs per Power/Ground Pair

	Package		
Standard	CS, FG	PQ, TQ, VQ	
SSTL2 Class II	10	5	
SSTL3 Class I	11	6	
SSTL3 Class II	7	4	
СТТ	14	7	
AGP	9	5	

Notes:

1. This analysis assumes a 35 pF load for each output.

## Table 19: Effective Output Power/Ground Pairs for Spartan-II Devices

	Spartan-II Devices								
Pkg.	XC2S 15	XC2S 30	XC2S 50	XC2S 100	XC2S 150	XC2S 200			
VQ100	8	8	-	-	-	-			
CS144	12	12	-	-	-	-			
TQ144	12	12	12	12	-	-			
PQ208	-	16	16	16	16	16			
FG256	-	-	16	16	16	16			
FG456	-	-	-	48	48	48			

## **Termination Examples**

Creating a design with the Versatile I/O features requires the instantiation of the desired library primitive within the design code. At the board level, designers need to know the termination techniques required for each I/O standard.

This section describes some common application examples illustrating the termination techniques recommended by each of the standards supported by the Versatile I/O features. For a full range of accepted values for the DC voltage specifications for each standard, refer to the table associated with each figure.

The resistors used in each termination technique example and the transmission lines depicted represent board level components and are not meant to represent components on the device.

## XILINX<sup>®</sup>

## GTL

A sample circuit illustrating a valid termination technique for GTL is shown in Figure 42. Table 20 lists DC voltage specifications for the GTL standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.





Figure 42: Terminated GTL

### Table 20: GTL Voltage Specifications

Parameter	Min	Тур	Max
V <sub>CCO</sub>	-	N/A	-
$V_{REF} = N \times V_{TT}^{(1)}$	0.74	0.8	0.86
V <sub>TT</sub>	1.14	1.2	1.26
$V_{IH} \ge V_{REF} + 0.05$	0.79	0.85	-
$V_{IL} \leq V_{REF} - 0.05$	-	0.75	0.81
V <sub>OH</sub>	-	-	-
V <sub>OL</sub>	-	0.2	0.4
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA) at 0.4V	32	-	-
$I_{OL}$ at $V_{OL}$ (mA) at 0.2V	-	-	40

### Notes:

1. N must be greater than or equal to 0.653 and less than or equal to 0.68.

## GTL+

A sample circuit illustrating a valid termination technique for GTL+ appears in Figure 43. DC voltage specifications appear in Table 21 for the GTL+ standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.



Figure 43: Terminated GTL+

### Table 21: GTL+ Voltage Specifications

Parameter	Min	Тур	Max
V <sub>CCO</sub>	-	-	-
$V_{REF} = N \times V_{TT}^{(1)}$	0.88	1.0	1.12
V <sub>TT</sub>	1.35	1.5	1.65
$V_{IH} \ge V_{REF} + 0.1$	0.98	1.1	-
$V_{IL} \le V_{REF} - 0.1$	-	0.9	1.02
V <sub>OH</sub>	-	-	-
V <sub>OL</sub>	0.3	0.45	0.6
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA) at 0.6V	36	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA) at 0.3V	-	-	48

### Notes:

### HSTL Class I

A sample circuit illustrating a valid termination technique for HSTL\_I appears in Figure 44. DC voltage specifications appear in Table 22 for the HSTL\_1 standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.



DS001\_44\_061.

Figure 44: Terminated HSTL Class I

### Table 22: HSTL Class I Voltage Specification

Parameter	Min	Тур	Max
V <sub>CCO</sub>	1.40	1.50	1.60
V <sub>REF</sub>	0.68	0.75	0.90
V <sub>TT</sub>	-	$V_{CCO}  imes 0.5$	-
V <sub>IH</sub>	V <sub>REF</sub> + 0.1	-	-
V <sub>IL</sub>	-	-	V <sub>REF</sub> – 0.1
V <sub>OH</sub>	$V_{CCO} - 0.4$	-	-
V <sub>OL</sub>			0.4
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-8	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	8	-	-

<sup>1.</sup> N must be greater than or equal to 0.653 and less than or equal to 0.68.

## SSTL3 Class I

A sample circuit illustrating a valid termination technique for SSTL3\_I appears in Figure 47. DC voltage specifications appear in Table 25 for the SSTL3\_I standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

### SSTL3 Class I



Figure 47: Terminated SSTL3 Class I

Table 2	25:	SSTL3_	I Voltage	Speci	fications
---------	-----	--------	-----------	-------	-----------

Parameter	Min	Тур	Max
V <sub>CCO</sub>	3.0	3.3	3.6
$V_{REF} = 0.45 \times V_{CCO}$	1.3	1.5	1.7
$V_{TT} = V_{REF}$	1.3	1.5	1.7
$V_{IH} \ge V_{REF} + 0.2$	1.5	1.7	3.9 <sup>(1)</sup>
$V_{IL} \leq V_{REF} - 0.2$	-0.3(2)	1.3	1.5
$V_{OH} \ge V_{REF} + 0.6$	1.9	-	-
$V_{OL} \leq V_{REF} - 0.6$	-	-	1.1
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-8	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	8	-	-

### Notes:

1.  $V_{IH}$  maximum is  $V_{CCO}$  + 0.3.

2. V<sub>IL</sub> minimum does not conform to the formula.

## SSTL3 Class II

A sample circuit illustrating a valid termination technique for SSTL3\_II appears in Figure 48. DC voltage specifications appear in Table 26 for the SSTL3\_II standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.



Figure 48: Terminated SSTL3 Class II

### Table 26: SSTL3\_II Voltage Specifications

Parameter	Min	Тур	Max
V <sub>CCO</sub>	3.0	3.3	3.6
$V_{REF} = 0.45 \times V_{CCO}$	1.3	1.5	1.7
$V_{TT} = V_{REF}$	1.3	1.5	1.7
$V_{IH} \ge V_{REF} + 0.2$	1.5	1.7	3.9 <sup>(1)</sup>
$V_{IL} \leq V_{REF} - 0.2$	-0.3 <sup>(2)</sup>	1.3	1.5
$V_{OH} \ge V_{REF} + 0.8$	2.1	-	-
$V_{OL} \leq V_{REF} - 0.8$	-	-	0.9
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-16	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	16	-	-

Notes:

1.  $V_{IH}$  maximum is  $V_{CCO}$  + 0.3

2. V<sub>IL</sub> minimum does not conform to the formula

## SSTL2\_I

A sample circuit illustrating a valid termination technique for SSTL2\_I appears in Figure 49. DC voltage specifications appear in Table 27 for the SSTL2\_I standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics

### SSTL2 Class I



Figure 49: Terminated SSTL2 Class I

Table 2	7: SSTL2_	Voltage	Specifications
---------	-----------	---------	----------------

Parameter	Min	Тур	Max
V <sub>CCO</sub>	2.3	2.5	2.7
$V_{REF} = 0.5 \times V_{CCO}$	1.15	1.25	1.35
$V_{TT} = V_{REF} + N^{(1)}$	1.11	1.25	1.39
$V_{IH} \ge V_{REF} + 0.18$	1.33	1.43	3.0 <sup>(2)</sup>
$V_{IL} \leq V_{REF} - 0.18$	-0.3 <sup>(3)</sup>	1.07	1.17
V <sub>OH</sub> ≥ V <sub>REF</sub> + 0.61	1.76	-	-
$V_{OL} \le V_{REF} - 0.61$	-	-	0.74
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-7.6	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	7.6	-	-

### Notes:

- 1. N must be greater than or equal to -0.04 and less than or equal to 0.04.
- 2.  $V_{IH}$  maximum is  $V_{CCO}$  + 0.3.
- 3. V<sub>IL</sub> minimum does not conform to the formula.

## SSTL2 Class II

A sample circuit illustrating a valid termination technique for SSTL2\_II appears in Figure 50. DC voltage specifications appear in Table 28 for the SSTL2\_II standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.



Figure 50: Terminated SSTL2 Class II

### Table 28: SSTL2\_II Voltage Specifications

Parameter	Min	Тур	Max
V <sub>CCO</sub>	2.3	2.5	2.7
$V_{REF} = 0.5 \times V_{CCO}$	1.15	1.25	1.35
$V_{TT} = V_{REF} + N^{(1)}$	1.11	1.25	1.39
$V_{IH} \ge V_{REF} + 0.18$	1.33	1.43	3.0 <sup>(2)</sup>
$V_{IL} \leq V_{REF} - 0.18$	-0.3 <sup>(3)</sup>	1.07	1.17
$V_{OH} \ge V_{REF} + 0.8$	1.95	-	-
$V_{OL} \leq V_{REF} - 0.8$	-	-	0.55
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-15.2	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	15.2	-	-

### Notes:

- 1. N must be greater than or equal to -0.04 and less than or equal to 0.04.
- 2.  $V_{IH}$  maximum is  $V_{CCO}$  + 0.3.
- 3. V<sub>IL</sub> minimum does not conform to the formula.

## **Revision History**

Date	Version	Description
09/18/00	2.0	Sectioned the Spartan-II Family data sheet into four modules. Corrected banking description.
03/05/01	2.1	Clarified guidelines for applying power to $V_{\mbox{CCINT}}$ and $V_{\mbox{CCO}}$
09/03/03	2.2	<ul> <li>The following changes were made:</li> <li>"Serial Modes," page 20 cautions about toggling WRITE during serial configuration.</li> <li>Maximum V<sub>IH</sub> values in Table 32 and Table 33 changed to 5.5V.</li> <li>In "Boundary Scan," page 13, removed sentence about lack of INTEST support.</li> <li>In Table 9, page 17, added note about the state of I/Os after power-on.</li> <li>In "Slave Parallel Mode," page 23, explained configuration bit alignment to SelectMap port.</li> </ul>
06/13/08	2.8	Added note that TDI, TMS, and TCK have a default pull-up resistor. Added note on maximum daisy chain limit. Updated Figure 15 and Figure 18 since Mode pins can be pulled up to either 2.5V or 3.3V. Updated DLL section. Recommended using property or attribute instead of primitive to define I/O properties. Updated description and links. Updated all modules for continuous page, figure, and table numbering. Synchronized all modules to v2.8.



## Spartan-II FPGA Family: DC and Switching Characteristics

DS001-3 (v2.8) June 13, 2008

**Product Specification** 

## **Definition of Terms**

In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All limits are representative of worst-case supply voltage and junction temperature conditions. Typical numbers are based on measurements taken at a nominal  $V_{CCINT}$  level of 2.5V and a junction temperature of 25°C. The parameters included are common to popular designs and typical applications. All specifications are subject to change without notice.

## **DC Specifications**

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Description		Min	Max	Units
V <sub>CCINT</sub>	Supply voltage relative to GND <sup>(2)</sup>		-0.5	3.0	V
V <sub>CCO</sub>	Supply voltage relative to GND <sup>(2)</sup>		-0.5	4.0	V
V <sub>REF</sub>	Input reference voltage		-0.5	3.6	V
V <sub>IN</sub>	Input voltage relative to GND <sup>(3)</sup>	5V tolerant I/O <sup>(4)</sup>	-0.5	5.5	V
		No 5V tolerance <sup>(5)</sup>	-0.5	V <sub>CCO</sub> +0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	Voltage applied to 3-state output 5V tolerant I/O <sup>(4)</sup>		5.5	V
	No 5V tolerance <sup>(5)</sup>		-0.5	V <sub>CCO</sub> +0.5	V
T <sub>STG</sub>	Storage temperature (ambient)		-65	+150	°C
TJ	Junction temperature		-	+125	°C

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

2. Power supplies may turn on in any order.

3. V<sub>IN</sub> should not exceed V<sub>CCO</sub> by more than 3.6V over extended periods of time (e.g., longer than a day).

4. Spartan<sup>®</sup>-II device I/Os are 5V Tolerant whenever the LVTTL, LVCMOS2, or PCI33\_5 signal standard has been selected. With 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either +5.5V or 10 mA, and undershoot must be limited to either -0.5V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to -2.0V or overshoot to +7.0V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.

5. Without 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either V<sub>CCO</sub> + 0.5V or 10 mA, and undershoot must be limited to -0.5V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to -2.0V or overshoot to V<sub>CCO</sub> + 2.0V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.

6. For soldering guidelines, see the <u>Packaging Information</u> on the Xilinx<sup>®</sup> web site.

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

## IOB Output Delay Adjustments for Different Standards<sup>(1)</sup>

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.

			Speed Grade		
Symbol	Description	Standard	-6	-5	Units
Output Delay Adjus	stments (Adj)				
T <sub>OLVTTL_S2</sub>	Standard-specific adjustments for	LVTTL, Slow, 2 mA	14.2	16.9	ns
T <sub>OLVTTL_S4</sub>	output delays terminating at pads	4 mA	7.2	8.6	ns
T <sub>OLVTTL_S6</sub>	(based on standard capacitive load, CSI)	6 mA	4.7	5.5	ns
T <sub>OLVTTL_S8</sub>		8 mA	2.9	3.5	ns
T <sub>OLVTTL_S12</sub>		12 mA	1.9	2.2	ns
T <sub>OLVTTL_S16</sub>		16 mA	1.7	2.0	ns
T <sub>OLVTTL_S24</sub>		24 mA	1.3	1.5	ns
T <sub>OLVTTL_F2</sub>		LVTTL, Fast, 2 mA	12.6	15.0	ns
T <sub>OLVTTL_F4</sub>		4 mA	5.1	6.1	ns
T <sub>OLVTTL_F6</sub>		6 mA	3.0	3.6	ns
T <sub>OLVTTL_F8</sub>		8 mA	1.0	1.2	ns
T <sub>OLVTTL_F12</sub>		12 mA	0	0	ns
T <sub>OLVTTL_F16</sub>		16 mA	-0.1	-0.1	ns
T <sub>OLVTTL_F24</sub>		24 mA	-0.1	-0.2	ns
T <sub>OLVCMOS2</sub>		LVCMOS2	0.2	0.2	ns
T <sub>OPCI33_3</sub>		PCI, 33 MHz, 3.3V	2.4	2.9	ns
T <sub>OPCI33_5</sub>		PCI, 33 MHz, 5.0V	2.9	3.5	ns
T <sub>OPCI66_3</sub>		PCI, 66 MHz, 3.3V	-0.3	-0.4	ns
T <sub>OGTL</sub>		GTL	0.6	0.7	ns
T <sub>OGTLP</sub>		GTL+	0.9	1.1	ns
T <sub>OHSTL_I</sub>		HSTL I	-0.4	-0.5	ns
T <sub>OHSTL_III</sub>		HSTL III	-0.8	-1.0	ns
T <sub>OHSTL_IV</sub>		HSTL IV	-0.9	-1.1	ns
T <sub>OSSTL2_I</sub>		SSTL2 I	-0.4	-0.5	ns
T <sub>OSSLT2_II</sub>		SSTL2 II	-0.8	-1.0	ns
T <sub>OSSTL3_I</sub>		SSTL3 I	-0.4	-0.5	ns
T <sub>OSSTL3_II</sub>		SSTL3 II	-0.9	-1.1	ns
T <sub>OCTT</sub>		СТТ	-0.5	-0.6	ns
T <sub>OAGP</sub>		AGP	-0.8	-1.0	ns

Notes:

1. Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see the tables "Constants for Calculating TIOOP" and "Delay Measurement Methodology," page 60.

# Calculation of T<sub>IOOP</sub> as a Function of Capacitance

 $T_{\rm IOOP}$  is the propagation delay from the O Input of the IOB to the pad. The values for  $T_{\rm IOOP}$  are based on the standard capacitive load (C<sub>SL</sub>) for each I/O standard as listed in the table "Constants for Calculating TIOOP", below.

For other capacitive loads, use the formulas below to calculate an adjusted propagation delay,  $T_{IOOP1}$ .

$$T_{IOOP1} = T_{IOOP} + Adj + (C_{LOAD} - C_{SL}) * F_{L}$$

Where:

Adj is selected from "IOB Output Delay Adjustments for Different Standards", page 59, according to the I/O standard used

 $C_{\text{LOAD}}\,$  is the capacitive load for the design

F<sub>L</sub> is the capacitance scaling factor

## **Delay Measurement Methodology**

Standard	V <sub>L</sub> (1)	V <sub>H</sub> (1)	Meas. Point	V <sub>REF</sub> Typ <sup>(2)</sup>
LVTTL	0	3	1.4	-
LVCMOS2	0	2.5	1.125	-
PCI33_5	Pe	r PCI Spec		-
PCI33_3	Pe	r PCI Spec		-
PCI66_3	Pe	r PCI Spec		-
GTL	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	$V_{REF}$	0.80
GTL+	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	$V_{REF}$	1.0
HSTL Class I	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	$V_{REF}$	0.75
HSTL Class III	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	$V_{REF}$	0.90
HSTL Class IV	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	$V_{REF}$	0.90
SSTL3 I and II	V <sub>REF</sub> – 1.0	V <sub>REF</sub> + 1.0	$V_{REF}$	1.5
SSTL2 I and II	$V_{REF} - 0.75$	V <sub>REF</sub> + 0.75	$V_{REF}$	1.25
CTT	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	$V_{REF}$	1.5
AGP	V <sub>REF</sub> – (0.2xV <sub>CCO</sub> )	V <sub>REF</sub> + (0.2xV <sub>CCO</sub> )	V <sub>REF</sub>	Per AGP Spec

### Notes:

- 1. Input waveform switches between V<sub>L</sub> and V<sub>H</sub>.
- 2. Measurements are made at V<sub>REF</sub> Typ, Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in the table, "Constants for Calculating TIOOP". See Xilinx application note <u>XAPP179</u> for the appropriate terminations.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

## Constants for Calculating T<sub>IOOP</sub>

Standard	C <sub>SL</sub> <sup>(1)</sup> (pF)	F <sub>L</sub> (ns/pF)
LVTTL Fast Slew Rate, 2 mA drive	35	0.41
LVTTL Fast Slew Rate, 4 mA drive	35	0.20
LVTTL Fast Slew Rate, 6 mA drive	35	0.13
LVTTL Fast Slew Rate, 8 mA drive	35	0.079
LVTTL Fast Slew Rate, 12 mA drive	35	0.044
LVTTL Fast Slew Rate, 16 mA drive	35	0.043
LVTTL Fast Slew Rate, 24 mA drive	35	0.033
LVTTL Slow Slew Rate, 2 mA drive	35	0.41
LVTTL Slow Slew Rate, 4 mA drive	35	0.20
LVTTL Slow Slew Rate, 6 mA drive	35	0.100
LVTTL Slow Slew Rate, 8 mA drive	35	0.086
LVTTL Slow Slew Rate, 12 mA drive	35	0.058
LVTTL Slow Slew Rate, 16 mA drive	35	0.050
LVTTL Slow Slew Rate, 24 mA drive	35	0.048
LVCMOS2	35	0.041
PCI 33 MHz 5V	50	0.050
PCI 33 MHZ 3.3V	10	0.050
PCI 66 MHz 3.3V	10	0.033
GTL	0	0.014
GTL+	0	0.017
HSTL Class I	20	0.022
HSTL Class III	20	0.016
HSTL Class IV	20	0.014
SSTL2 Class I	30	0.028
SSTL2 Class II	30	0.016
SSTL3 Class I	30	0.029
SSTL3 Class II	30	0.016
СТТ	20	0.035
AGP	10	0.037

### Notes:

- 1. I/O parameter measurements are made with the capacitance values shown above. See Xilinx application note <u>XAPP179</u> for the appropriate terminations.
- 2. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

**Period Tolerance:** the allowed input clock period change in nanoseconds.



**Output Jitter:** the difference between an ideal reference clock edge and the actual design.



Figure 52: Period Tolerance and Clock Jitter

## **CLB Arithmetic Switching Characteristics**

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

		Speed Grade				
		-	6		5	-
Symbol	Description	Min	Мах	Min	Мах	Units
Combinatorial Dela	ays					
T <sub>OPX</sub>	F operand inputs to X via XOR	-	0.8	-	0.9	ns
T <sub>OPXB</sub>	F operand input to XB output	-	1.3	-	1.5	ns
T <sub>OPY</sub>	F operand input to Y via XOR	-	1.7	-	2.0	ns
Т <sub>ОРҮВ</sub>	F operand input to YB output	-	1.7	-	2.0	ns
T <sub>OPCYF</sub>	F operand input to COUT output	-	1.3	-	1.5	ns
T <sub>OPGY</sub>	G operand inputs to Y via XOR	-	0.9	-	1.1	ns
T <sub>OPGYB</sub>	G operand input to YB output	-	1.6	-	2.0	ns
T <sub>OPCYG</sub>	G operand input to COUT output	-	1.2	-	1.4	ns
T <sub>BXCY</sub>	BX initialization input to COUT	-	0.9	-	1.0	ns
T <sub>CINX</sub>	CIN input to X output via XOR	-	0.4	-	0.5	ns
T <sub>CINXB</sub>	CIN input to XB	-	0.1	-	0.1	ns
T <sub>CINY</sub>	CIN input to Y via XOR	-	0.5	-	0.6	ns
T <sub>CINYB</sub>	CIN input to YB	-	0.6	-	0.7	ns
T <sub>BYP</sub>	CIN input to COUT output	-	0.1	-	0.1	ns
Multiplier Operatio	n					
T <sub>FANDXB</sub>	F1/2 operand inputs to XB output via AND	-	0.5	-	0.5	ns
T <sub>FANDYB</sub>	F1/2 operand inputs to YB output via AND	-	0.9	-	1.1	ns
T <sub>FANDCY</sub>	F1/2 operand inputs to COUT output via AND	-	0.5	-	0.6	ns
T <sub>GANDYB</sub>	G1/2 operand inputs to YB output via AND	-	0.6	-	0.7	ns
T <sub>GANDCY</sub>	G1/2 operand inputs to COUT output via AND	-	0.2	-	0.2	ns
Setup/Hold Times	with Respect to Clock CLK <sup>(1)</sup>					
Т <sub>ССКХ</sub> / Т <sub>СКСХ</sub>	CIN input to FFX	1.1/0	-	1.2/0	-	ns
T <sub>CCKY</sub> / T <sub>CKCY</sub>	CIN input to FFY	1.2 / 0	-	1.3/0	-	ns

Notes:

1. A zero hold time listing indicates no hold time or a negative hold time.

## Additional XC2S100 Package Pins

### TQ144

Not Connected Pins							
P104	P105	-	-	-	-		
11/02/00							

## PQ208

		Not Conne	ected Pins		
P55	P56	-	-	-	-
11/02/00					

#### FG256

V <sub>CCINT</sub> Pins							
C3	C14	D4	D13	E5	E12		
M5	M12	N4	N13	P3	P14		
		V <sub>CCO</sub> Ba	nk 0 Pins				
E8	F8	-	-	-	-		
V <sub>CCO</sub> Bank 1 Pins							
E9	F9	-	-	-	-		
		V <sub>CCO</sub> Ba	nk 2 Pins				
H11	H12	-	-	-	-		
V <sub>CCO</sub> Bank 3 Pins							
J11	J12	-	-	-	-		
V <sub>CCO</sub> Bank 4 Pins							
L9	M9	-	-	-	-		
V <sub>CCO</sub> Bank 5 Pins							
L8	M8	-	-	-	-		
V <sub>CCO</sub> Bank 6 Pins							
J5	J6	-	-	-	-		
		V <sub>CCO</sub> Ba	nk 7 Pins				
H5	H6	-	-	-	-		
		GND	Pins				
A1	A16	B2	B15	F6	F7		
F10	F11	G6	G7	G8	G9		
G10	G11	H7	H8	H9	H10		
J7	J8	J9	J10	K6	K7		
K8	K9	K10	K11	L6	L7		
L10	L11	R2	R15	T1	T16		
		Not Conne	ected Pins				
P4	R4	-	-	-	-		

## 11/02/00

#### FG456

V <sub>CCINT</sub> Pins								
E5 E18 F6 F17 G7 G8								
G9	G14	G15	G16	H7	H16			
J7	J16	P7	P16	R7	R16			
T7	T8	Т9	T14	T15	T16			
U6	U17	V5	V18	-	-			
V <sub>CCO</sub> Bank 0 Pins								

## Additional XC2S100 Package Pins (Continued)

V <sub>CCO</sub> Bank 1 Pins           F13         F14         F15         F16         G12         G13           V <sub>CCO</sub> Bank 2 Pins           G17         H17         J17         K16         K17         L16           V <sub>CCO</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           G66         H6         J6         K6         K7         L7           G10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13 <th< th=""></th<>
F13         F14         F15         F16         G12         G13           V <sub>CC0</sub> Bank 2 Pins           G17         H17         J17         K16         K17         L16           V <sub>CC0</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CC0</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           G10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14
V <sub>CCO</sub> Bank 2 Pins           G17         H17         J17         K16         K17         L16           V <sub>CCO</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           G10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11
G17         H17         J17         K16         K17         L16           V <sub>CC0</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CC0</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 5 Pins           M7         N6         N7         P6         R6         T6           G66         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M1
V <sub>CCO</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           GRA         K6         K7         L7           GRA         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           M9         N10         N11         N12         N13         N14           P9         P10
M16         N16         N17         P17         R17         T17           V <sub>CC0</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           GR         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14
V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           CCO Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y20         AA2         AA21
T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CC0</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A4         A5         A6         A12         A13
T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CC0</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
M7         N6         N7         P6         R6         T6           V <sub>CC0</sub> Bark 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           A2         A4         A5         A6         A12         A13
G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           A2         A4         A5         A6         A12         A13
GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13
Not Connected Pins           A2         A4         A5         A6         A12         A13
A2 A4 A5 A6 A12 A13
A14 A15 A17 B3 B6 B8
B11 B14 B16 B19 C1 C2
C8 C9 C12 C18 C22 D1
D4 D5 D10 D18 D19 D21
E4 E11 E13 E15 E16 E17
E19 E22 F4 F11 F22 G2
G3 G4 G19 G22 H1 H21
J1 J3 J4 J19 J20 K2
K18 K19 L2 L5 L18 L19
M2 M6 M17 M18 M21 N1
N5 N19 P1 P5 P19 P22
R1 R3 R20 R22 T5 T19
U3 U11 U18 V1 V2 V10
V12 V17 V3 V4 V6 V8
V20 V21 V22 W4 W5 W9
W13 W14 W15 W16 W19 Y5
Y14 Y18 Y22 AA1 AA3 AA6
AA9 AA10 AA11 AA16 AA17 AA18
AA22 AB3 AB4 AB7 AB8 AB12
AB14 AB21

## XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	6	P46	P1	T4	404
I/O	6	-	L5	W1	407
I/O	6	-	-	V2	410
I/O	6	-	-	U4	413
I/O	6	P47	N2	Y1	416
GND	-	-	GND*	GND*	-
I/O	6	-	M4	W2	419
I/O	6	-	-	V3	422
I/O	6	-	-	V4	425
I/O	6	P48	R1	Y2	428
I/O	6	P49	M3	W3	431
M1	-	P50	P2	U5	434
GND	-	P51	GND*	GND*	-
MO	-	P52	N3	AB2	435
V <sub>CCO</sub>	6	P53	V <sub>CCO</sub> Bank 6*	V <sub>CCO</sub> Bank 6*	-
V <sub>CCO</sub>	5	P53	V <sub>CCO</sub> Bank 5*	V <sub>CCO</sub> Bank 5*	-
M2	-	P54	R3	Y4	436
I/O	5	-	-	W5	443
I/O	5	-	-	AB3	446
I/O	5	-	N5	V7	449
GND	-	-	GND*	GND*	-
I/O	5	P57	T2	Y6	452
I/O	5	-	-	AA4	455
I/O	5	-	-	AB4	458
I/O	5	-	P5	W6	461
I/O	5	P58	Т3	Y7	464
GND	-	-	GND*	GND*	-
V <sub>CCO</sub>	5	-	V <sub>CCO</sub> Bank 5*	V <sub>CCO</sub> Bank 5*	-
I/O, V <sub>REF</sub>	5	P59	T4	AA5	467
I/O	5	P60	M6	AB5	470
I/O	5	-	-	V8	473
I/O	5	-	-	AA6	476
I/O	5	-	T5	AB6	479
I/O	5	P61	N6	AA7	482
I/O	5	-	-	W7	485
I/O, V <sub>REF</sub>	5	P62	R5	W8	488
I/O	5	P63	P6	Y8	491
GND	-	P64	GND*	GND*	-

## XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
V <sub>CCO</sub>	5	P65	V <sub>CCO</sub> Bank 5*	V <sub>CCO</sub> Bank 5*	-
V <sub>CCINT</sub>	-	P66	V <sub>CCINT</sub> *	V <sub>CCINT</sub> *	-
I/O	5	P67	R6	AA8	494
I/O	5	P68	M7	V9	497
I/O	5	-	-	W9	503
I/O	5	-	-	AB9	506
I/O	5	P69	N7	Y9	509
I/O	5	-	-	V10	512
I/O	5	P70	T6	W10	518
I/O	5	P71	P7	AB10	521
GND	-	P72	GND*	GND*	-
V <sub>CCO</sub>	5	-	V <sub>CCO</sub> Bank 5*	V <sub>CCO</sub> Bank 5*	-
I/O, V <sub>REF</sub>	5	P73	P8	Y10	524
I/O	5	P74	R7	V11	527
I/O	5	-	T7	W11	530
I/O	5	P75	T8	AB11	533
I/O	5	-	-	U11	536
V <sub>CCINT</sub>	-	P76	V <sub>CCINT</sub> *	V <sub>CCINT</sub> *	-
I, GCK1	5	P77	R8	Y11	545
V <sub>CCO</sub>	5	P78	V <sub>CCO</sub> Bank 5*	V <sub>CCO</sub> Bank 5*	-
V <sub>CCO</sub>	4	P78	V <sub>CCO</sub> Bank 4*	V <sub>CCO</sub> Bank 4*	-
GND	-	P79	GND*	GND*	-
I, GCK0	4	P80	N8	W12	546
I/O	4	P81	N9	U12	550
I/O	4	-	-	V12	553
I/O	4	P82	R9	Y12	556
I/O	4	-	N10	AA12	559
I/O	4	P83	Т9	AB13	562
I/O, V <sub>REF</sub>	4	P84	P9	AA13	565
V <sub>CCO</sub>	4	-	V <sub>CCO</sub> Bank 4*	V <sub>CCO</sub> Bank 4*	-
GND	-	P85	GND*	GND*	-
I/O	4	P86	M10	Y13	568
I/O	4	P87	R10	V13	571
I/O	4	-	-	W14	577
I/O	4	P88	P10	AA14	580
I/O	4	-	-	V14	583
I/O	4	-	-	Y14	586
I/O	4	P89	T10	AB15	592

## XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I, GCK0	4	P80	N8	W12	636
I/O	4	P81	N9	U12	640
I/O	4	-	-	V12	646
I/O	4	P82	R9	Y12	649
I/O	4	-	N10	AA12	652
I/O	4	-	-	W13	655
I/O	4	P83	Т9	AB13	661
I/O, V <sub>REF</sub>	4	P84	P9	AA13	664
V <sub>CCO</sub>	4	-	V <sub>CCO</sub> Bank 4*	V <sub>CCO</sub> Bank 4*	-
GND	-	P85	GND*	GND*	-
I/O	4	P86	M10	Y13	667
I/O	4	P87	R10	V13	670
I/O	4	-	-	AB14	673
I/O	4	-	-	W14	676
I/O	4	P88	P10	AA14	679
GND	-	-	GND*	GND*	-
I/O	4	-	-	V14	682
I/O	4	-	-	Y14	685
I/O	4	-	-	W15	688
I/O	4	P89	T10	AB15	691
I/O	4	P90	R11	AA15	694
V <sub>CCINT</sub>	-	P91	V <sub>CCINT</sub> *	V <sub>CCINT</sub> *	-
V <sub>CCO</sub>	4	P92	V <sub>CCO</sub> Bank 4*	V <sub>CCO</sub> Bank 4*	-
GND	-	P93	GND*	GND*	-
I/O	4	P94	M11	Y15	697
I/O, V <sub>REF</sub>	4	P95	T11	AB16	700
I/O	4	-	-	AB17	706
I/O	4	P96	N11	V15	709
GND	-	-	GND*	GND*	-
I/O	4	-	R12	Y16	712
I/O	4	-	-	AA17	715
I/O	4	-	-	W16	718
I/O	4	P97	P11	AB18	721
I/O, V <sub>REF</sub>	4	P98	T12	AB19	724
V <sub>CCO</sub>	4	-	V <sub>CCO</sub> Bank 4*	V <sub>CCO</sub> Bank 4*	-
GND	-	-	GND*	GND*	-
I/O	4	P99	T13	Y17	727
I/O	4	-	N12	V16	730
I/O	4	-	-	AA18	733

## XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	4	-	-	W17	739
I/O, V <sub>REF</sub>	4	P100	R13	AB20	742
GND	-	-	GND*	GND*	-
I/O	4	-	P12	AA19	745
I/O	4	-	-	V17	748
I/O	4	-	-	Y18	751
I/O	4	P101	P13	AA20	757
I/O	4	P102	T14	W18	760
GND	-	P103	GND*	GND*	-
DONE	3	P104	R14	Y19	763
V <sub>CCO</sub>	4	P105	V <sub>CCO</sub> Bank 4*	V <sub>CCO</sub> Bank 4*	-
V <sub>CCO</sub>	3	P105	V <sub>CCO</sub> Bank 3*	V <sub>CCO</sub> Bank 3*	-
PROGRAM	-	P106	P15	W20	766
I/O (INIT)	3	P107	N15	V19	767
I/O (D7)	3	P108	N14	Y21	770
I/O	3	-	-	V20	776
I/O	3	-	-	AA22	779
I/O	3	-	T15	W21	782
GND	-	-	GND*	GND*	-
I/O, V <sub>REF</sub>	3	P109	M13	U20	785
I/O	3	-	-	U19	788
I/O	3	-	-	V21	794
GND	-	-	GND*	GND*	-
I/O	3	-	R16	T18	797
I/O	3	P110	M14	W22	800
GND	-	-	GND*	GND*	-
V <sub>CCO</sub>	3	-	V <sub>CCO</sub> Bank 3*	V <sub>CCO</sub> Bank 3*	-
I/O, V <sub>REF</sub>	3	P111	L14	U21	803
I/O	3	P112	M15	T20	806
I/O	3	-	-	T19	809
I/O	3	-	-	V22	812
I/O	3	-	L12	T21	815
GND	-	-	GND*	GND*	-
I/O	3	P113	P16	R18	818
I/O	3	-	-	U22	821
I/O, V <sub>REF</sub>	3	P114	L13	R19	827
I/O (D6)	3	P115	N16	T22	830
GND	-	P116	GND*	GND*	-