

Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

#### Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	4.7 ns
Voltage Supply - Internal	1.7V ~ 1.9V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	-
Number of I/O	64
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	144-TFBGA, CSPBGA
Supplier Device Package	144-CSBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064ze-4mn144c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Introduction

The high performance ispMACH 4000ZE family from Lattice offers an ultra low power CPLD solution. The new family is based on Lattice's industry-leading ispMACH 4000 architecture. Retaining the best of the previous generation, the ispMACH 4000ZE architecture focuses on significant innovations to combine high performance with low power in a flexible CPLD family. For example, the family's new Power Guard feature minimizes dynamic power consumption by preventing internal logic toggling due to unnecessary I/O pin activity.

The ispMACH 4000ZE combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.

The ispMACH 4000ZE family offers densities ranging from 32 to 256 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA), and Ultra Chip Scale BGA (ucBGA) packages ranging from 32 to 144 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

A user programmable internal oscillator and a timer are included in the device for tasks like LED control, keyboard scanner and similar housekeeping type state machines. This feature can be optionally disabled to save power.

The ispMACH 4000ZE family has enhanced system integration capabilities. It supports a 1.8V supply voltage and 3.3V, 2.5V, 1.8V and 1.5V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000ZE also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis. The ispMACH 4000ZE family members are 1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V<sub>CC</sub> (logic core).

## Overview

The ispMACH 4000ZE devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.



#### Figure 1. Functional Block Diagram



### **Output Routing Pool (ORP)**

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. The enhanced ORP of the ispMACH 4000ZE family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

#### Figure 7. ORP Slice



Output Routing Multiplexer



#### **Output Routing Multiplexers**

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-7 provide the connection details.

Table 5. GLB/MC/ORP Combinations for ispMACH 4256ZE

GLB/MC	ORP Mux Input Macrocells
[GLB] [MC 0]	M0, M1, M2, M3, M4, M5, M6, M7
[GLB] [MC 1]	M2, M3, M4, M5, M6, M7, M8, M9
[GLB] [MC 2]	M4, M5, M6, M7, M8, M9, M10, M11
[GLB] [MC 3]	M6, M7, M8, M9, M10, M11, M12, M13
[GLB] [MC 4]	M8, M9, M10, M11, M12, M13, M14, M15
[GLB] [MC 5]	M10, M11, M12, M13, M14, M15, M0, M1
[GLB] [MC 6]	M12, M13, M14, M15, M0, M1, M2, M3
[GLB] [MC 7]	M14, M15, M0, M1, M2, M3, M4, M5



#### Table 12. OSC and TIMER MC Designation

Device	Macrocell	Block Number	MC Number
ispMACH 4032ZE	OSC MC	A	15
	TIMER MC	B	15
ispMACH 4064ZE	OSC MC	A	15
	TIMER MC	D	15
ispMACH 4128ZE	OSC MC	A	15
	TIMER MC	G	15
ispMACH 4256ZE	OSC MC	C	15
	TIMER MC	F	15

## Zero Power/Low Power and Power Management

The ispMACH 4000ZE family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E<sup>2</sup> low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000ZE family offers fast pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000ZE is based on the 1.8V ispMACH 4000Z family. With innovative circuit design changes, the ispMACH 4000ZE family is able to achieve the industry's lowest static power.

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000ZE devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## **I/O Quick Configuration**

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000ZE family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM<sup>™</sup> System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000ZE devices provide In-System Programming (ISP<sup>™</sup>) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, welldefined interface. All ispMACH 4000ZE devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000ZE devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000ZE devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common auto-



## I/O DC Electrical Characteristics

	V <sub>IL</sub>		V <sub>IH</sub>		Vol	VOH				
Standard	Min (V)	Max (V)	Min (V) Max (V		Max (V)	Min (V)	(mĀ)	(mA)		
LVTTL	-0.3	0.80	2.0	<b>F F</b>	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0		
				5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1		
LVCMOS 3.3	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0		
					0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1		
LVCMOS 2.5	-0.3	0.70	1.70	3.6	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0		
					0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1		
	-0.3	0.35 * V	0.65 * V	36	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0		
	-0.5	0.33 V <sub>CC</sub>	0.03 VCC	5.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1		
LVCMOS 1.5 <sup>2</sup>	0.2	0.35 * V	0.65 * V <sub>CC</sub>	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0		
	-0.5	0.55 VCC			0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1		
PCI 3.3	-0.3	0.3 * 3.3 * (V <sub>CC</sub> / 1.8)	0.5 * 3.3 * (V <sub>CC</sub> / 1.8)	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5		

**Over Recommended Operating Conditions** 

 The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed n\*8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

2. For 1.5V inputs, there may be an additional DC current drawn from  $V_{CC}$ , if the ispMACH 4000ZE  $V_{CC}$  and the  $V_{CC}$  of the driving device ( $V_{CC}$ d-d; that determines steady state  $V_{IH}$ ) are in the extreme range of their specifications. Typically, DC current drawn from  $V_{CC}$  will be 2µA per input.





## **Timing Model**

The task of determining the timing through the ispMACH 4000ZE family, like any CPLD, is relatively simple. The timing model provided in Figure 16 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1168, jspMACH 4000ZE Timing Model Design and Usage Guidelines.



#### Figure 16. ispMACH 4000ZE Timing Model



# ispMACH 4000ZE Internal Timing Parameters

		LC40	LC4032ZE		LC4064ZE		
		-	-4		4		
Parameter	Description	Min.	Max.	Min.	Max.	Units	
In/Out Delays							
t <sub>IN</sub>	Input Buffer Delay	—	0.85	_	0.90	ns	
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay	_	1.60	_	1.60	ns	
t <sub>GOE</sub>	Global OE Pin Delay		2.25		2.25	ns	
t <sub>BUF</sub>	Delay through Output Buffer	_	0.75	_	0.90	ns	
t <sub>EN</sub>	Output Enable Time	_	2.25	_	2.25	ns	
t <sub>DIS</sub>	Output Disable Time	_	1.35	_	1.35	ns	
t <sub>PGSU</sub>	Input Power Guard Setup Time	_	3.30	_	3.55	ns	
t <sub>PGH</sub>	Input Power Guard Hold Time	_	0.00	_	0.00	ns	
t <sub>PGPW</sub>	Input Power Guard BIE Minimum Pulse Width	_	5.00	_	5.00	ns	
t <sub>PGRT</sub>	Input Power Guard Recovery Time Following BIE Dissertation		5.00	_	5.00	ns	
Routing Delays							
t <sub>ROUTE</sub>	Delay through GRP	—	1.60	—	1.70	ns	
t <sub>PDi</sub>	Macrocell Propagation Delay	_	0.25	_	0.25	ns	
t <sub>MCELL</sub>	Macrocell Delay		0.65		0.65	ns	
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay		0.90		1.00	ns	
t <sub>FBK</sub>	Internal Feedback Delay	_	0.55	_	0.55	ns	
t <sub>ORP</sub>	Output Routing Pool Delay	_	0.30		0.30	ns	
<b>Register/Latch</b>	Delays						
t <sub>S</sub>	D-Register Setup Time (Global Clock)	0.70	—	0.85	—	ns	
t <sub>S_PT</sub>	D-Register Setup Time (Product Term Clock)	1.25		1.85	—	ns	
t <sub>H</sub>	D-Register Hold Time	1.50		1.65	—	ns	
t <sub>ST</sub>	T-Register Setup Time (Global Clock)	0.90		1.05	—	ns	
t <sub>ST_PT</sub>	T-register Setup Time (Product Term Clock)	1.45		1.65	—	ns	
t <sub>HT</sub>	T-Resister Hold Time	1.50	_	1.65	—	ns	
t <sub>SIR</sub>	D-Input Register Setup Time (Global Clock)	0.85	_	0.80	—	ns	
t <sub>SIR_PT</sub>	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	—	ns	
t <sub>HIR</sub>	D-Input Register Hold Time (Global Clock)	1.15	_	1.30	—	ns	
t <sub>HIR_PT</sub>	D-Input Register Hold Time (Product Term Clock)	0.90		1.10	—	ns	
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time		0.35		0.40	ns	
t <sub>CES</sub>	Clock Enable Setup Time	1.00		2.00	_	ns	
t <sub>CEH</sub>	Clock Enable Hold Time	0.00		0.00	—	ns	
t <sub>SL</sub>	Latch Setup Time (Global Clock)	0.70		0.95	_	ns	
t <sub>SL_PT</sub>	Latch Setup Time (Product Term Clock)	1.45		1.85	_	ns	
t <sub>HL</sub>	Latch Hold Time	1.40	—	1.80	—	ns	
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	_	0.40	_	0.35	ns	
t <sub>PDLi</sub>	Propagation Delay through Transparent Latch to Output/ Feedback MUX	_	0.30	_	0.25	ns	
t <sub>SRi</sub>	Asynchronous Reset or Set to Output/Feedback MUX Delay	_	0.30	_	0.30	ns	



# ispMACH 4000ZE Internal Timing Parameters (Cont.)

		All Devices				
		-	5	-	7	
Parameter	Description	Min.	Max.	Min.	Max.	Units
In/Out Delays						
t <sub>IN</sub>	Input Buffer Delay	_	1.05	—	1.90	ns
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay	_	1.95	_	2.15	ns
t <sub>GOE</sub>	Global OE Pin Delay		3.00		4.30	ns
t <sub>BUF</sub>	Delay through Output Buffer		1.10		1.30	ns
t <sub>EN</sub>	Output Enable Time	_	2.50	_	2.70	ns
t <sub>DIS</sub>	Output Disable Time	_	2.50	_	2.70	ns
t <sub>PGSU</sub>	Input Power Guard Setup Time		4.30	_	5.60	ns
t <sub>PGH</sub>	Input Power Guard Hold Time		0.00	_	0.00	ns
t <sub>PGPW</sub>	Input Power Guard BIE Minimum Pulse Width	_	6.00	_	8.00	ns
t <sub>PGRT</sub>	Input Power Guard Recovery Time Following BIE Dis- sertation	_	5.00	_	7.00	ns
Routing Delays						
t <sub>ROUTE</sub>	Delay through GRP	_	2.25	_	2.50	ns
t <sub>PDi</sub>	Macrocell Propagation Delay		0.45	_	0.50	ns
t <sub>MCELL</sub>	Macrocell Delay		0.65	_	1.00	ns
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay		1.00	_	1.00	ns
t <sub>FBK</sub>	Internal Feedback Delay		0.75	_	0.30	ns
t <sub>ORP</sub>	Output Routing Pool Delay	_	0.30	_	0.30	ns
Register/Latch	Delays					
t <sub>S</sub>	D-Register Setup Time (Global Clock)	0.90	_	1.25	—	ns
t <sub>S PT</sub>	D-Register Setup Time (Product Term Clock)	2.00	_	2.35	—	ns
t <sub>H</sub>	D-Register Hold Time	2.00	_	3.25	—	ns
t <sub>ST</sub>	T-Register Setup Time (Global Clock)	1.10	_	1.45	—	ns
t <sub>ST PT</sub>	T-register Setup Time (Product Term Clock)	2.20	_	2.65	—	ns
t <sub>HT</sub>	T-Resister Hold Time	2.00	_	3.25	—	ns
t <sub>SIR</sub>	D-Input Register Setup Time (Global Clock)	1.20	_	0.65	—	ns
t <sub>SIR PT</sub>	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	—	ns
t <sub>HIR</sub>	D-Input Register Hold Time (Global Clock)	1.40	_	2.05	—	ns
t <sub>HIR PT</sub>	D-Input Register Hold Time (Product Term Clock)	1.10	_	1.20	—	ns
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time	_	0.45	_	0.75	ns
t <sub>CES</sub>	Clock Enable Setup Time	2.00	_	2.00	—	ns
t <sub>CEH</sub>	Clock Enable Hold Time	0.00	—	0.00	—	ns
t <sub>SL</sub>	Latch Setup Time (Global Clock)	0.90	_	1.55	—	ns
t <sub>SL_PT</sub>	Latch Setup Time (Product Term Clock)	2.00	_	2.05	—	ns
t <sub>HL</sub>	Latch Hold Time	2.00	_	1.17	—	ns
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	—	0.35	—	0.33	ns
t <sub>PDLi</sub>	Propagation Delay through Transparent Latch to Output/ Feedback MUX	_	0.25	_	0.25	ns
t <sub>SRi</sub>	Asynchronous Reset or Set to Output/Feedback MUX Delay	_	0.95	_	0.28	ns



# ispMACH 4000ZE Internal Timing Parameters (Cont.)

			All Devices				
			-	5	-7		
Parameter	r Description		Min.	Max.	Min.	Max.	Units
t <sub>SRR</sub>	Asynchronous Reset or Set Recovered	ery Delay	_	1.80		1.67	ns
Control Delays							
t <sub>BCLK</sub>	GLB PT Clock Delay		—	1.45	_	0.95	ns
t <sub>PTCLK</sub>	Macrocell PT Clock Delay		—	1.45	—	1.15	ns
t <sub>BSR</sub>	Block PT Set/Reset Delay		_	1.85		1.83	ns
t <sub>PTSR</sub>	Macrocell PT Set/Reset Delay		—	1.85	_	2.72	ns
t <sub>BIE</sub>	Power Guard Block Input Enable D	elay	_	1.75		1.95	ns
t <sub>PTOE</sub>	Macrocell PT OE Delay		_	2.40		1.90	ns
t <sub>GPTOE</sub>	Global PT OE Delay		_	4.20		3.40	ns
Internal Oscillat	or						
t <sub>OSCSU</sub>	Oscillator DYNOSCDIS Setup Time	9	5.00		5.00		ns
t <sub>OSCH</sub>	Oscillator DYNOSCDIS Hold Time		5.00	—	5.00	—	ns
t <sub>OSCEN</sub>	Oscillator OSCOUT Enable Time (	To Stable)	_	5.00		5.00	ns
t <sub>OSCOD</sub>	Oscillator Output Delay		—	4.00	—	4.00	ns
t <sub>OSCNOM</sub>	Oscillator OSCOUT Nominal Frequ	ency		5.00		5.00	MHz
t <sub>OSCvar</sub>	Oscillator Variation of Nominal Free	quency	_	30		30	%
t <sub>TMRCO20</sub>	Oscillator TIMEROUT Clock (Negative Edge) to Out (20-Bit Divider)			12.50	_	14.50	ns
t <sub>TMRCO10</sub>	Oscillator TIMEROUT Clock (Negative Edge) to Out (10-Bit Divider)			7.50	_	9.50	ns
t <sub>TMRCO7</sub>	Oscillator TIMEROUT Clock (Negative Edge) to Out (7-Bit Divider)			6.00		8.00	ns
t <sub>TMRRSTO</sub>	Oscillator TIMEROUT Reset to Out	t (Going Low)	_	5.00		7.00	ns
t <sub>TMRRR</sub>	Oscillator TIMEROUT Asynchronor Delay	us Reset Recovery		4.00		6.00	ns
t <sub>TMRRSTPW</sub>	Oscillator TIMEROUT Reset Minim	um Pulse Width	3.00	—	5.00		ns
Optional Delay	Adjusters	Base Parameter					
t <sub>INDIO</sub>	Input Register Delay	t <sub>INREG</sub>	—	1.60		2.60	ns
t <sub>EXP</sub>	Product Term Expander Delay	t <sub>MCELL</sub>	—	0.45	—	0.50	ns
t <sub>BLA</sub>	Additional Block Loading Adders	t <sub>ROUTE</sub>	—	0.05	_	0.05	ns
t <sub>IOI</sub> Input Buffer	Delays						
LVTTL_in	Using LVTTL Standard with Hysteresis	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>		0.60		0.60	ns
LVCMOS15_in	Using LVCMOS 1.5 Standard	5 Standard t <sub>IN</sub> , t <sub>GCLK IN</sub> , t <sub>GOE</sub>		0.20	—	0.20	ns
LVCMOS18_in	Using LVCMOS 1.8 Standard	S 1.8 Standard t <sub>IN</sub> , t <sub>GCLK IN</sub> , t <sub>GOE</sub>		0.00	_	0.00	ns
LVCMOS25_in	Using LVCMOS 2.5 Standard with Hysteresis	$\frac{1}{100} = \frac{1}{100} = \frac{1}$		0.80	_	0.80	ns
LVCMOS33_in	Using LVCMOS 3.3 Standard with Hysteresis	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>	_	0.80	—	0.80	ns
PCI_in	Using PCI Compatible Input with Hysteresis	ing PCI Compatible Input with steresis		0.80	_	0.80	ns
t <sub>IOO</sub> Output Buff	er Delays	1	I	1	I	I	
LVTTL_out	Output Configured as TTL Buffer	t <sub>EN</sub> , t <sub>DIS</sub> , t <sub>BUF</sub>		0.20	—	0.20	ns
L	-		I	L	I		





# ispMACH 4000ZE Internal Timing Parameters (Cont.)

#### **Over Recommended Operating Conditions**

		All Devices					
			-	5	-	7	
Parameter	Description		Min.	Max.	Min.	Max.	Units
LVCMOS15_out	Output Configured as 1.5V Buffer	t <sub>EN</sub> , t <sub>DIS</sub> , t <sub>BUF</sub>	—	0.20	—	0.20	ns
LVCMOS18_out	Output Configured as 1.8V Buffer	t <sub>EN</sub> , t <sub>DIS</sub> , t <sub>BUF</sub>	—	0.00	—	0.00	ns
LVCMOS25_out	Output Configured as 2.5V Buffer	t <sub>EN</sub> , t <sub>DIS</sub> , t <sub>BUF</sub>	_	0.10	—	0.10	ns
LVCMOS33_out	Output Configured as 3.3V Buffer	t <sub>EN</sub> , t <sub>DIS</sub> , t <sub>BUF</sub>		0.20	—	0.20	ns
PCI_out	Output Configured as PCI Compati- ble Buffer	t <sub>EN</sub> , t <sub>DIS</sub> , t <sub>BUF</sub>	_	0.20	_	0.20	ns
Slow Slew	Output Configured for Slow Slew Rate	t <sub>EN</sub> , t <sub>BUF</sub>	_	1.00	—	1.00	ns

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details. Timing v.0.8



## **Switching Test Conditions**

Figure 17 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 13.

#### Figure 17. Output Test Load, LVTTL and LVCMOS Standards



Table 13. Test Fixture Required Components

Test Condition	R <sub>1</sub>	R <sub>2</sub>	CL1	Timing Ref.	V <sub>cco</sub>
				LVCMOS 3.3 = 1.5V	LVCMOS 3.3 = 3.0V
	106Ω	106Ω		LVCMOS 2.5 = $\frac{V_{CCO}}{2}$	LVCMOS 2.5 = 2.3V
LVCMOS I/O, (L -> H, H -> L)			35pF	LVCMOS 1.8 = $\frac{V_{CCO}}{2}$	LVCMOS 1.8 = 1.65V
				LVCMOS 1.5 = $\frac{V_{CCO}}{2}$	LVCMOS 1.5 = 1.4V
LVCMOS I/O (Z -> H)	~	106Ω	35pF	1.5V	3.0V
LVCMOS I/O (Z -> L)	106Ω	×	35pF	1.5V	3.0V
LVCMOS I/O (H -> Z)	$\infty$	106Ω	5pF	V <sub>OH</sub> - 0.3	3.0V
LVCMOS I/O (L -> Z)	<b>106</b> Ω	×	5pF	V <sub>OL</sub> + 0.3	3.0V

1. C<sub>L</sub> includes test fixtures and probe capacitance.



# ispMACH 4000ZE Power Supply and NC Connections<sup>1</sup>

Signal	48 TQFP <sup>2</sup>	64 csBGA <sup>3, 4</sup>	64 ucBGA <sup>3, 4</sup>	100 TQFP <sup>2</sup>
VCC	12, 36	E4, D5	E4, D5	25, 40, 75, 90
VCCO0 VCCO (Bank 0)	6	4032ZE: E3 4064ZE: E3, F4	C3, F3	13, 33, 95
VCCO1 VCCO (Bank 1)	30	4032ZE: D6 4064ZE: D6, C6	F6, A6	45, 63, 83
GND	13, 37	D4, E5	D4, D5	1, 26, 51, 76
GND (Bank 0)	5	D4, E5	D4, D5	7, 18, 32, 96
GND (Bank 1)	29	D4, E5	D4, D5	46, 57, 68, 82
NC	_		—	—

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

4. All bonded grounds are connected to the following two balls, D4 and E5.



# ispMACH 4032ZE and 4064ZE Logic Signal Connections: 48 TQFP

		ispMACH 4032ZE	ispMACH 4064ZE
Pin Number	Bank Number	GLB/MC/Pad	GLB/MC/Pad
1	-	TDI	TDI
2	0	A5	A8
3	0	A6	A10
4	0	A7	A11
5	0	GND (Bank 0)	GND (Bank 0)
6	0	VCCO (Bank 0)	VCCO (Bank 0)
7	0	A8	B15
8	0	A9	B12
9	0	A10	B10
10	0	A11	B8
11	-	ТСК	ТСК
12	-	VCC	VCC
13	-	GND	GND
14	0	A12	B6
15	0	A13	B4
16	0	A14	B2
17	0	A15	B0
18	0	CLK1/I	CLK1/I
19	1	CLK2/I	CLK2/I
20	1	B0	CO
21	1	B1	C1
22	1	B2	C2
23	1	B3	C4
24	1	B4	C6
25	-	TMS	TMS
26	1	B5	C8
27	1	B6	C10
28	1	B7	C11
29	1	GND (Bank 1)	GND (Bank 1)
30	1	VCCO (Bank 1)	VCCO (Bank 1)
31	1	B8	D15
32	1	B9	D12
33	1	B10	D10
34	1	B11	D8
35	-	TDO	TDO
36	-	VCC	VCC
37	-	GND	GND
38	1	B12	D6
39	1	B13	D4
40	1	B14	D2
41	1	B15/GOE1	D0/GOE1
42	1	CLK3/I	CLK3/I



# ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections: 100 TQFP (Cont.)

Pin	Bank	LC4064ZE	LC4128ZE	LC4256ZE
Number	Number	GLB/MC/Pad	GLB/MC/Pad	GLB/MC/Pad
42	1	C1	E2	16
43	1	C2	E4	110
44	1	C3	E6	112
45	1	VCCO (Bank 1)	VCCO (Bank 1)	VCCO (Bank 1)
46	1	GND (Bank 1)	GND (Bank 1)	GND (Bank 1)
47	1	C4	E8	J2
48	1	C5	E10	J6
49	1	C6	E12	J10
50	1	C7	E14	J12
51	-	GND	GND	GND
52	-	TMS	TMS	TMS
53	1	C8	F0	K12
54	1	C9	F2	K10
55	1	C10	F4	K6
56	1	C11	F6	K2
57	1	GND (Bank 1)	GND (Bank 1)	GND (Bank 1)
58	1	C12	F8	L12
59	1	C13	F10	L10
60	1	C14	F12	L6
61	1	C15	F13	L4
62*	1	I	I	1
63	1	VCCO (Bank 1)	VCCO (Bank 1)	VCCO (Bank 1)
64	1	D15	G14	M4
65	1	D14	G12	M6
66	1	D13	G10	M10
67	1	D12	G8	M12
68	1	GND (Bank 1)	GND (Bank 1)	GND (Bank 1)
69	1	D11	G6	N2
70	1	D10	G5	N6
71	1	D9	G4	N10
72	1	D8	G2	N12
73*	1	I	I	I
74	-	TDO	TDO	TDO
75	-	VCC	VCC	VCC
76	-	GND	GND	GND
77*	1	I	I	I
78	1	D7	H13	012
79	1	D6	H12	O10
80	1	D5	H10	O6
81	1	D4	H8	02
82	1	GND (Bank 1)	GND (Bank 1)	GND (Bank 1)



# ispMACH 4128ZE Logic Signal Connections: 132 ucBGA (Cont.)

Ball Number	Bank Number	GLB/MC/Pad
M5	0	D5
J6	0	D4
K6	0	D2
L6	0	D1
M6	0	D0
K7	0	CLK1/I
L7	1	GND (Bank 1)
J7	1	CLK2/I
M7	-	VCC
К8	1	E0
L8	1	E1
M8	1	E2
J8	1	E4
L9	1	E5
M9	1	E6
К9	1	VCCO (Bank 1)
PC PC	1	GND (Bank 1)
L10	1	E8
K10	1	E9
M10	1	E10
L11	1	E12
K12	1	E13
M11	1	E14
GND*	-	GND
M12	-	TMS
L12	1	VCCO (Bank 1)
K11	1	F0
J10	1	F1
H9	1	F2
J12	1	F4
J11	1	F5
H10	1	F6
H12	1	GND (Bank 1)
G9	1	F8
H11	1	F9
F9	1	F10
G12	1	F12
G11	1	F13
G10	1	F14
F12	1	VCCO (Bank 1)
F10	1	G14
F11	1	G13
E11	1	G12
E10	1	G10



# ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections: 144 csBGA (Cont.)

Ball	Bank	LC4064ZE	LC4128ZE	LC4256ZE
Number	Number	GLB/MC/Pad	GLB/MC/Pad	GLB/MC/Pad
J12	1	NC Ball	NC Ball	L14
J11	1	NC Ball	NC Ball	L12
H10	1	NC Ball	F8	L10
H12	1	C12	F9	L8
G11	1	C13	F10	L6
H11	1	C14	F12	L4
G12	1	C15	F13	L2
G10*	1	I	F14	LO
G9	1	VCCO (Bank 1)	VCCO (Bank 1)	VCCO (Bank 1)
F12	1	D15	G14	MO
F11	1	D14	G13	M2
E11	1	D13	G12	M4
E12	1	D12	G10	M6
D10	1	NC Ball	G9	M8
F10	1	NC Ball	G8	M10
D12	1	NC Ball	NC Ball	M12
F8	1	GND (Bank 1)	GND (Bank 1)	GND (Bank 1)
E10	1	D11	G6	N2
D11	1	D10	G5	N4
E9	1	D9	G4	N6
C12	1	D8	G2	N8
C11*	1	I	G1	N10
B12	1	NC Ball	G0	N12
F9	1	NC Ball	VCCO (Bank 1)	VCCO (Bank 1)
B11	-	TDO	TDO	TDO
E8	-	VCC	VCC	VCC
F7	-	GND	GND	GND
A12	1	NC Ball	NC Ball	O14
C10	1	NC Ball	NC Ball	O12
B10	1	NC Ball	H14	O10
A11*	1	I	H13	O8
D9	1	D7	H12	O6
B9	1	D6	H10	O4
C9	1	D5	H9	O2
A10	1	D4	H8	O0
E7	1	GND (Bank 1)	GND (Bank 1)	GND (Bank 1)
D8	1	VCCO (Bank 1)	VCCO (Bank 1)	VCCO (Bank 1)
A9	1	NC Ball	H6	P12
B8	1	NC Ball	H5	P10
C8	1	D3	H4	P8
A8	1	D2	H2	P6
D7	1	D1	H1	P4
R7	1	D0/GOE1	HQ/GOE1	P2/GOE1



# ispMACH 4128ZE and 4256ZE Logic Signal Connections: 144 TQFP (Cont.)

		LC4128ZE	LC4256ZE
Pin Number	Bank Number	GLB/MC/Pad	GLB/MC/Pad
43	0	D9	G4
44	0	D8	G2
45*	0	NC	I
46	0	GND (Bank 0)	GND (Bank 0)
47	0	VCCO (Bank 0)	VCCO (Bank 0)
48	0	D6	H12
49	0	D5	H10
50	0	D4	H8
51	0	D2	H6
52	0	D1	H4
53	0	D0	H2
54	0	CLK1/I	CLK1/I
55	1	GND (Bank 1)	GND (Bank 1)
56	1	CLK2/I	CLK2/I
57	-	VCC	VCC
58	1	E0	12
59	1	E1	14
60	1	E2	16
61	1	E4	18
62	1	E5	l10
63	1	E6	l12
64	1	VCCO (Bank 1)	VCCO (Bank 1)
65	1	GND (Bank 1)	GND (Bank 1)
66	1	E8	J2
67	1	E9	J4
68	1	E10	J6
69	1	E12	J8
70	1	E13	J10
71	1	E14	J12
72*	1	NC	I
73	-	GND	GND
74	-	TMS	TMS
75	1	VCCO (Bank 1)	VCCO (Bank 1)
76	1	F0	K12
77	1	F1	K10
78	1	F2	K8
79	1	F4	K6
80	1	F5	K4
81	1	F6	K2
82	1	GND (Bank 1)	GND (Bank 1)
83	1	F8	L14
84	1	F9	L12
85	1	F10	L10



# ispMACH 4128ZE and 4256ZE Logic Signal Connections: 144 TQFP (Cont.)

		L C41287F	L C4256ZE
Pin Number	Bank Number	GLB/MC/Pad	GLB/MC/Pad
86	1	F12	L8
87	1	F13	L6
88	1	F14	L4
89*	1	NC	
90	1	GND (Bank 1)	NC
91	1	VCCO (Bank 1)	VCCO (Bank 1)
92*	1	NC	I
93	1	G14	M2
94	1	G13	M4
95	1	G12	M6
96	1	G10	M8
97	1	G9	M10
98	1	G8	M12
99	1	GND (Bank 1)	GND (Bank 1)
100	1	G6	N2
101	1	G5	N4
102	1	G4	N6
103	1	G2	N8
104	1	G1	N10
105	1	G0	N12
106	1	VCCO (Bank 1)	VCCO (Bank 1)
107	-	TDO	TDO
108	-	VCC	VCC
109	-	GND	GND
110*	1	NC	I
111	1	H14	O12
112	1	H13	O10
113	1	H12	O8
114	1	H10	O6
115	1	H9	O4
116	1	H8	O2
117*	1	NC	I
118	1	GND (Bank 1)	GND (Bank 1)
119	1	VCCO (Bank 1)	VCCO (Bank 1)
120	1	H6	P12
121	1	H5	P10
122	1	H4	P8
123	1	H2	P6
124	1	H1	P4
125	1	H0/GOE1	P2/GOE1
126	1	CLK3/I	CLK3/I
127	0	GND (Bank 0)	GND (Bank 0)
128	0	CLK0/I	CLK0/I



### Figure 20. Mark Format for 64 ucBGA and 132 ucBGA Packages

LC4064ZE 4UN-5I Datecode	LC4128ZE 7UN Datecode
Dual Mark	Single Mark

## Lead-Free Packaging

#### Commercial

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4032ZE-4TN48C	32	1.8	4.4	Lead-Free TQFP	48	32	С
	LC4032ZE-5TN48C	32	1.8	5.8	Lead-Free TQFP	48	32	С
10400075	LC4032ZE-7TN48C	32	1.8	7.5	Lead-Free TQFP	48	32	С
LC4032ZE	LC4032ZE-4MN64C	32	1.8	4.4	Lead-Free csBGA	64	32	С
	LC4032ZE-5MN64C	32	1.8	5.8	Lead-Free csBGA	64	32	С
	LC4032ZE-7MN64C	32	1.8	7.5	Lead-Free csBGA	64	32	С
	LC4064ZE-4TN48C	64	1.8	4.7	Lead-Free TQFP	48	32	С
	LC4064ZE-5TN48C	64	1.8	5.8	Lead-Free TQFP	48	32	С
	LC4064ZE-7TN48C	64	1.8	7.5	Lead-Free TQFP	48	32	С
	LC4064ZE-4TN100C	64	1.8	4.7	Lead-Free TQFP	100	64	С
	LC4064ZE-5TN100C	64	1.8	5.8	Lead-Free TQFP	100	64	С
	LC4064ZE-7TN100C	64	1.8	7.5	Lead-Free TQFP	100	64	С
LC4004ZE	LC4064ZE-4MN64C	64	1.8	4.7	Lead-Free csBGA	64	48	С
	LC4064ZE-5MN64C	64	1.8	5.8	Lead-Free csBGA	64	48	С
	LC4064ZE-7MN64C	64	1.8	7.5	Lead-Free csBGA	64	48	С
	LC4064ZE-4MN144C	64	1.8	4.7	Lead-Free csBGA	144	64	С
	LC4064ZE-5MN144C	64	1.8	5.8	Lead-Free csBGA	144	64	С
	LC4064ZE-7MN144C	64	1.8	7.5	Lead-Free csBGA	144	64	С
	LC4128ZE-5TN100C	128	1.8	5.8	Lead-Free TQFP	100	64	С
	LC4128ZE-7TN100C	128	1.8	7.5	Lead-Free TQFP	100	64	С
	LC4128ZE-5TN144C	128	1.8	5.8	Lead-Free TQFP	144	96	С
10412975	LC4128ZE-7TN144C	128	1.8	7.5	Lead-Free TQFP	144	96	С
LU4120ZE	LC4128ZE-5UMN132C	128	1.8	5.8	Lead-Free ucBGA	132	96	С
	LC4128ZE-7UMN132C	128	1.8	7.5	Lead-Free ucBGA	132	96	С
	LC4128ZE-5MN144C	128	1.8	5.8	Lead-Free csBGA	144	96	С
	LC4128ZE-7MN144C	128	1.8	7.5	Lead-Free csBGA	144	96	С
	LC4256ZE-5TN100C	256	1.8	5.8	Lead-Free TQFP	100	64	С
	LC4256ZE-7TN100C	256	1.8	7.5	Lead-Free TQFP	100	64	С
1 0425675	LC4256ZE-5TN144C	256	1.8	5.8	Lead-Free TQFP	144	96	С
LU4200ZE	LC4256ZE-7TN144C	256	1.8	7.5	Lead-Free TQFP	144	96	С
	LC4256ZE-5MN144C	256	1.8	5.8	Lead-Free csBGA	144	108	С
	LC4256ZE-7MN144C	256	1.8	7.5	Lead-Free csBGA	144	108	С



	Industrial							
Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4032ZE-5TN48I	32	1.8	5.8	Lead-Free TQFP	48	32	Ι
1 0402275	LC4032ZE-7TN48I	32	1.8	7.5	Lead-Free TQFP	48	32	Ι
LU4032ZE	LC4032ZE-5MN64I	32	1.8	5.8	Lead-Free csBGA	64	32	Ι
	LC4032ZE-7MN64I	32	1.8	7.5	Lead-Free csBGA	64	32	Ι
	LC4064ZE-5TN48I	64	1.8	5.8	Lead-Free TQFP	48	32	Ι
	LC4064ZE-7TN48I	64	1.8	7.5	Lead-Free TQFP	48	32	
	LC4064ZE-5TN100I	64	1.8	5.8	Lead-Free TQFP	100	64	
	LC4064ZE-7TN100I	64	1.8	7.5	Lead-Free TQFP	100	64	I
1 0406475	LC4064ZE-5MN64I	64	1.8	5.8	Lead-Free csBGA	64	48	I
LC4004ZE	LC4064ZE-7MN64I	64	1.8	7.5	Lead-Free csBGA	64	48	I
	LC4064ZE-5UMN64I	64	1.8	5.8	Lead-Free ucBGA	64	48	Ι
	LC4064ZE-7UMN64I	64	1.8	7.5	Lead-Free ucBGA	64	48	
	LC4064ZE-5MN144I	64	1.8	5.8	Lead-Free csBGA	144	64	Ι
	LC4064ZE-7MN144I	64	1.8	7.5	Lead-Free csBGA	144	64	I
	LC4128ZE-7TN100I	128	1.8	7.5	Lead-Free TQFP	100	64	I
LC/1287E	LC4128ZE-7UMN132I	128	1.8	7.5	Lead-Free ucBGA	132	96	Ι
L041202L	LC4128ZE-7TN144I	128	1.8	7.5	Lead-Free TQFP	144	96	
	LC4128ZE-7MN144I	128	1.8	7.5	Lead-Free csBGA	144	96	
	LC4256ZE-7TN100I	256	1.8	7.5	Lead-Free TQFP	100	64	I
LC4256ZE	LC4256ZE-7TN144I	256	1.8	7.5	Lead-Free TQFP	144	96	I
	LC4256ZE-7MN144I	256	1.8	7.5	Lead-Free csBGA	144	108	I

1. Contact factory for product availability.

# For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the ispMACH 4000ZE family:

- TN1168, ispMACH 4000ZE Timing Model Design and Usage Guidelines
- TN1174, Advanced Features of the ispMACH 4000ZE Family
- TN1187, Power Estimation in ispMACH 4000ZE Devices
- Package Diagrams

## **Technical Support Assistance**

- Hotline: 1-800-LATTICE (North America)
  - +1-503-268-8001 (Outside North America)
- e-mail: techsupport@latticesemi.com
- Internet: <u>www.latticesemi.com</u>



# **Revision History**

Date	Version	Change Summary
April 2008	01.0	Initial release.
July 2008	01.1	Updated Features bullets.
		Updated typical Hysteresis voltage.
		Updated Power Guard for Dedicated Inputs section.
		Updated DC Electrical Characteristics table.
		Updated Supply Current table.
		Updated I/O DC Electrical Characteristics table and note 2.
		Updated ispMACH 4000ZE Timing Model.
		Added new parameters for the Internal Oscillator.
		Updated ORP Reference table.
		Updated Power Supply and NC Connections table.
		Updated 100 TQFP Logic Signal Connections table with LC4128ZE and 4256ZE.
		Updated 144 csBGA Logic Signal Connections table with LC4128ZE and 4256ZE.
		Added 144 TQFP Logic Signal Connections table.
August 2008	01.2	Data sheet status changed from advance to final.
		Updated Supply Current table.
		Updated External Switching Characteristics.
		Updated Internal Timing Parameters.
		Updated Power Consumption graph and Power Estimation Coefficients table.
		Updated Ordering Information mark format example.
December 2008	01.3	Updated ispMACH 4000ZE Family Selection Guide table to include 64-ball ucBGA and 132-ball ucBGA packages.
		Updated ispMACH 4000ZE Power Supply and NC Connections table to include 64-ball ucBGA and 132-ball ucBGA packages.
		Added Logic Signal Connections tables for 64-ball ucBGA and 132-ball ucBGA packages.
		Updated Part Number Description diagram for 64-ball ucBGA and 132-ball ucBGA packages.
		Updated Ordering Information tables for 64-ball ucBGA and 132-ball ucBGA packages.
May 2009	01.4	Correction to $t_{CW}$ , $t_{GW}$ , $t_{WIR}$ and $f_{MAX}$ parameters in External Switching Characteristics table.
June 2011	01.5	Added copper bond package part numbers.
		Added footnote 4 to Absolute Maximum Ratings.
February 2012	01.6	Updated document with new corporate logo.
February 2012	01.7	Removed copper bond packaging information. Refer to PCN 04A-12 for further information.
		Updated topside marks with new logos in the Ordering Information section.