

Welcome to [E-XFL.COM](#)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)


Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Active |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 5.8 ns |
| Voltage Supply - Internal | 1.7V ~ 1.9V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | - |
| Number of I/O | 64 |
| Operating Temperature | -40°C ~ 105°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 144-TFBGA, CSPBGA |
| Supplier Device Package | 144-CSBGA (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064ze-5mn144i |

Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the V_{CCO} supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the V_{CCO} supplied to its I/O bank. The I/O standards supported are:

- LVTTL
- LVCMS 3.3
- LVCMS 2.5
- LVCMS 1.8
- LVCMS 1.5
- 3.3V PCI Compatible

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, pull-up resistor or pull-down resistor selectable on a “per-pin” basis. A fourth option is to provide none of these. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-down Resistor.

Each ispMACH 4000ZE device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

The ispMACH 4000ZE family has an always on, 200mV typical hysteresis for each input operational at 3.3V and 2.5V. This provides improved noise immunity for slow transitioning signals.

Power Guard


Power Guard allows easier achievement of standby current in the system. As shown in Figure 9, this feature consists of an enabling multiplexer between an I/O pin and input buffer, and its associated circuitry inside the device.

If the enable signal (E) is held low, all inputs (D) can be optionally isolated (guarded), such that, if any of these were toggled, it would not cause any toggle on internal pins (Q), thus, a toggling I/O pin will not cause any internal dynamic power consumption.


Some Simple Use Scenarios

The following diagrams show a few simple examples that omit optional signals for the OSCTIMER block:


- An oscillator giving 5MHz nominal clock
- An oscillator that can be disabled with an external signal (5MHz nominal clock)
- An oscillator giving approximately 5 Hz nominal clock (TIMER_DIV = 2^{20} (1,048,576))
- An oscillator giving two output clocks: ~5MHz and ~5KHz (TIMER_DIV= 2^{10} (1,024))




(A) A simple 5MHz oscillator.



(B) An oscillator with dynamic disable.



(C) A simple 5Hz oscillator.



(D) Oscillator with two outputs (5MHz and 5KHz).

OSCTIMER Integration With CPLD Fabric

The OSCTIMER is integrated into the CPLD fabric using the Global Routing Pool (GRP). The macrocell (MC) feedback path for two macrocells is augmented with a programmable multiplexer, as shown in Figure 15. The OSCTIMER outputs (OSCOUT and TIMEROUT) can optionally drive the GRP lines, whereas the macrocell outputs can drive the optional OSCTIMER inputs TIMERRES and DYNOSCDIS.

Figure 15. OSCTIMER Integration With CPLD Fabric




Table 12 shows how these two MCs are designated in each of the ispMACH4000ZE device.

I/O Recommended Operating Conditions

| Standard | V_{CCO} (V) ¹ | |
|----------------------|----------------------------|------|
| | Min. | Max. |
| LVTTL | 3.0 | 3.6 |
| LVC MOS 3.3 | 3.0 | 3.6 |
| Extended LVC MOS 3.3 | 2.7 | 3.6 |
| LVC MOS 2.5 | 2.3 | 2.7 |
| LVC MOS 1.8 | 1.65 | 1.95 |
| LVC MOS 1.5 | 1.4 | 1.6 |
| PCI 3.3 | 3.0 | 3.6 |

1. Typical values for V_{CCO} are the average of the min. and max. values.

DC Electrical Characteristics

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|------------------------|---------------------------------------|--|------------------|------|------------------|---------|
| $I_{IL}, I_{IH}^{1,2}$ | Input Leakage Current | $0 \leq V_{IN} < V_{CCO}$ | — | 0.5 | 1 | μA |
| I_{IH}^1 | Input High Leakage Current | $V_{CCO} < V_{IN} \leq 5.5V$ | — | — | 10 | μA |
| I_{PU} | I/O Weak Pull-up Resistor Current | $0 \leq V_{IN} \leq 0.7V_{CCO}$ | -20 | — | -150 | μA |
| I_{PD} | I/O Weak Pull-down Resistor Current | V_{IL} (MAX) $\leq V_{IN} \leq V_{IH}$ (MAX) | 30 | — | 150 | μA |
| I_{BHLS} | Bus Hold Low Sustaining Current | $V_{IN} = V_{IL}$ (MAX) | 30 | — | — | μA |
| I_{BHHS} | Bus Hold High Sustaining Current | $V_{IN} = 0.7 V_{CCO}$ | -20 | — | — | μA |
| I_{BHALO} | Bus Hold Low Overdrive Current | $0V \leq V_{IN} \leq V_{BHT}$ | — | — | 150 | μA |
| I_{BHHO} | Bus Hold High Overdrive Current | $V_{BHT} \leq V_{IN} \leq V_{CCO}$ | — | — | -150 | μA |
| V_{BHT} | Bus Hold Trip Points | — | $V_{CCO} * 0.35$ | — | $V_{CCO} * 0.65$ | V |
| C_1 | I/O Capacitance ³ | $V_{CCO} = 3.3V, 2.5V, 1.8V, 1.5V$ | — | 8 | — | pf |
| | | $V_{CC} = 1.8V, V_{IO} = 0$ to V_{IH} (MAX) | — | | — | |
| C_2 | Clock Capacitance ³ | $V_{CCO} = 3.3V, 2.5V, 1.8V, 1.5V$ | — | 6 | — | pf |
| | | $V_{CC} = 1.8V, V_{IO} = 0$ to V_{IH} (MAX) | — | | — | |
| C_3 | Global Input Capacitance ³ | $V_{CCO} = 3.3V, 2.5V, 1.8V, 1.5V$ | — | 6 | — | pf |
| | | $V_{CC} = 1.8V, V_{IO} = 0$ to V_{IH} (MAX) | — | | — | |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. I_{IH} excursions of up to $1.5\mu A$ maximum per pin above the spec limit may be observed for certain voltage conditions on no more than 10% of the device's I/O pins.


3. Measured $T_A = 25^\circ C$, $f = 1.0MHz$.

I/O DC Electrical Characteristics

Over Recommended Operating Conditions

| Standard | V_{IL} | | V_{IH} | | V_{OL} Max (V) | V_{OH} Min (V) | I_{OL}^1 (mA) | I_{OH}^1 (mA) |
|--------------------------|----------|------------------------------|------------------------------|---------|---------------------|---------------------|--------------------|--------------------|
| | Min (V) | Max (V) | Min (V) | Max (V) | | | | |
| LV TTL | -0.3 | 0.80 | 2.0 | 5.5 | 0.40 | $V_{CCO} - 0.40$ | 8.0 | -4.0 |
| | | | | | 0.20 | $V_{CCO} - 0.20$ | 0.1 | -0.1 |
| LVC MOS 3.3 | -0.3 | 0.80 | 2.0 | 5.5 | 0.40 | $V_{CCO} - 0.40$ | 8.0 | -4.0 |
| | | | | | 0.20 | $V_{CCO} - 0.20$ | 0.1 | -0.1 |
| LVC MOS 2.5 | -0.3 | 0.70 | 1.70 | 3.6 | 0.40 | $V_{CCO} - 0.40$ | 8.0 | -4.0 |
| | | | | | 0.20 | $V_{CCO} - 0.20$ | 0.1 | -0.1 |
| LVC MOS 1.8 | -0.3 | $0.35 * V_{CC}$ | $0.65 * V_{CC}$ | 3.6 | 0.40 | $V_{CCO} - 0.45$ | 2.0 | -2.0 |
| | | | | | 0.20 | $V_{CCO} - 0.20$ | 0.1 | -0.1 |
| LVC MOS 1.5 ² | -0.3 | $0.35 * V_{CC}$ | $0.65 * V_{CC}$ | 3.6 | 0.40 | $V_{CCO} - 0.45$ | 2.0 | -2.0 |
| | | | | | 0.20 | $V_{CCO} - 0.20$ | 0.1 | -0.1 |
| PCI 3.3 | -0.3 | $0.3 * 3.3 * (V_{CC} / 1.8)$ | $0.5 * 3.3 * (V_{CC} / 1.8)$ | 5.5 | $0.1 V_{CCO}$ | $0.9 V_{CCO}$ | 1.5 | -0.5 |

1. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed $n * 8\text{mA}$. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.
2. For 1.5V inputs, there may be an additional DC current drawn from V_{CC} , if the ispMACH 4000ZE V_{CC} and the V_{CC} of the driving device (V_{CCd-d} ; that determines steady state V_{IH}) are in the extreme range of their specifications. Typically, DC current drawn from V_{CC} will be $2\mu\text{A}$ per input.



ispMACH 4000ZE External Switching Characteristics

Over Recommended Operating Conditions

| Parameter | Description ^{1,2} | LC4032ZE | | LC4064ZE | | All Devices | | | | Units | |
|--------------------------------------|---|----------|------|----------|------|-------------|------|------|------|-------|--|
| | | -4 | | -4 | | -5 | | -7 | | | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| t _{PD} | 20-PT combinatorial propagation delay | — | 4.4 | — | 4.7 | — | 5.8 | — | 7.5 | ns | |
| t _S | GLB register setup time before clock | 2.2 | — | 2.5 | — | 2.9 | — | 4.5 | — | ns | |
| t _{ST} | GLB register setup time before clock with T-type register | 2.4 | — | 2.7 | — | 3.1 | — | 4.7 | — | ns | |
| t _{SIR} | GLB register setup time before clock, input register path | 1.0 | — | 1.1 | — | 1.3 | — | 1.4 | — | ns | |
| t _{SIRZ} | GLB register setup time before clock with zero hold | 2.0 | — | 2.1 | — | 2.9 | — | 4.0 | — | ns | |
| t _H | GLB register hold time after clock | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | ns | |
| t _{HT} | GLB register hold time after clock with T-type register | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | ns | |
| t _{HIR} | GLB register hold time after clock, input register path | 1.0 | — | 1.0 | — | 1.3 | — | 1.3 | — | ns | |
| t _{HIRZ} | GLB register hold time after clock, input register path with zero hold | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | ns | |
| t _{CO} | GLB register clock-to-output delay | — | 3.0 | — | 3.2 | — | 3.8 | — | 4.5 | ns | |
| t _R | External reset pin to output delay | — | 5.0 | — | 6.0 | — | 7.5 | — | 9.0 | ns | |
| t _{RW} | External reset pulse duration | 1.5 | — | 1.7 | — | 2.0 | — | 4.0 | — | ns | |
| t _{PTOE/DIS} | Input to output local product term output enable/disable | — | 7.0 | — | 8.0 | — | 8.2 | — | 9.0 | ns | |
| t _{GPTOE/DIS} | Input to output global product term output enable/disable | — | 6.5 | — | 7.0 | — | 10.0 | — | 10.5 | ns | |
| t _{GOE/DIS} | Global OE input to output enable/disable | — | 4.5 | — | 4.5 | — | 5.5 | — | 7.0 | ns | |
| t _{CW} | Global clock width, high or low | 1.0 | — | 1.5 | — | 1.8 | — | 2.8 | — | ns | |
| t _{GW} | Global gate width low (for low transparent) or high (for high transparent) | 1.0 | — | 1.5 | — | 1.8 | — | 2.8 | — | ns | |
| t _{WIR} | Input register clock width, high or low | 1.0 | — | 1.5 | — | 1.8 | — | 2.8 | — | ns | |
| f _{MAX} (Int.) ³ | Clock frequency with internal feedback | — | 260 | — | 241 | — | 200 | — | 172 | MHz | |
| f _{MAX} (Ext.) | clock frequency with external feedback, [1 / (t _S + t _{CO})] | — | 192 | — | 175 | — | 149 | — | 111 | MHz | |

1. Timing numbers are based on default LVCMS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

2. Measured using standard switching GRP loading of 1 and 1 output switching.

3. Standard 16-bit counter using GRP feedback.

Timing v.0.8

ispMACH 4000ZE Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter | Description | LC4032ZE | | LC4064ZE | | Units | |
|------------------------------|--|----------|------|----------|------|-------|--|
| | | -4 | | -4 | | | |
| | | Min. | Max. | Min. | Max. | | |
| In/Out Delays | | | | | | | |
| t_{IN} | Input Buffer Delay | — | 0.85 | — | 0.90 | ns | |
| t_{GCLK_IN} | Global Clock Input Buffer Delay | — | 1.60 | — | 1.60 | ns | |
| t_{GOE} | Global OE Pin Delay | — | 2.25 | — | 2.25 | ns | |
| t_{BUF} | Delay through Output Buffer | — | 0.75 | — | 0.90 | ns | |
| t_{EN} | Output Enable Time | — | 2.25 | — | 2.25 | ns | |
| t_{DIS} | Output Disable Time | — | 1.35 | — | 1.35 | ns | |
| t_{PGSU} | Input Power Guard Setup Time | — | 3.30 | — | 3.55 | ns | |
| t_{PGH} | Input Power Guard Hold Time | — | 0.00 | — | 0.00 | ns | |
| t_{PGPW} | Input Power Guard BIE Minimum Pulse Width | — | 5.00 | — | 5.00 | ns | |
| t_{PGRT} | Input Power Guard Recovery Time Following BIE Dissertation | — | 5.00 | — | 5.00 | ns | |
| Routing Delays | | | | | | | |
| t_{ROUTE} | Delay through GRP | — | 1.60 | — | 1.70 | ns | |
| t_{PDI} | Macrocell Propagation Delay | — | 0.25 | — | 0.25 | ns | |
| t_{MCELL} | Macrocell Delay | — | 0.65 | — | 0.65 | ns | |
| t_{INREG} | Input Buffer to Macrocell Register Delay | — | 0.90 | — | 1.00 | ns | |
| t_{FBK} | Internal Feedback Delay | — | 0.55 | — | 0.55 | ns | |
| t_{ORP} | Output Routing Pool Delay | — | 0.30 | — | 0.30 | ns | |
| Register/Latch Delays | | | | | | | |
| t_S | D-Register Setup Time (Global Clock) | 0.70 | — | 0.85 | — | ns | |
| t_{S_PT} | D-Register Setup Time (Product Term Clock) | 1.25 | — | 1.85 | — | ns | |
| t_H | D-Register Hold Time | 1.50 | — | 1.65 | — | ns | |
| t_{ST} | T-Register Setup Time (Global Clock) | 0.90 | — | 1.05 | — | ns | |
| t_{ST_PT} | T-register Setup Time (Product Term Clock) | 1.45 | — | 1.65 | — | ns | |
| t_{HT} | T-Resister Hold Time | 1.50 | — | 1.65 | — | ns | |
| t_{SIR} | D-Input Register Setup Time (Global Clock) | 0.85 | — | 0.80 | — | ns | |
| t_{SIR_PT} | D-Input Register Setup Time (Product Term Clock) | 1.45 | — | 1.45 | — | ns | |
| t_{HIR} | D-Input Register Hold Time (Global Clock) | 1.15 | — | 1.30 | — | ns | |
| t_{HIR_PT} | D-Input Register Hold Time (Product Term Clock) | 0.90 | — | 1.10 | — | ns | |
| t_{COI} | Register Clock to Output/Feedback MUX Time | — | 0.35 | — | 0.40 | ns | |
| t_{CES} | Clock Enable Setup Time | 1.00 | — | 2.00 | — | ns | |
| t_{CEH} | Clock Enable Hold Time | 0.00 | — | 0.00 | — | ns | |
| t_{SL} | Latch Setup Time (Global Clock) | 0.70 | — | 0.95 | — | ns | |
| t_{SL_PT} | Latch Setup Time (Product Term Clock) | 1.45 | — | 1.85 | — | ns | |
| t_{HL} | Latch Hold Time | 1.40 | — | 1.80 | — | ns | |
| t_{GOI} | Latch Gate to Output/Feedback MUX Time | — | 0.40 | — | 0.35 | ns | |
| t_{PDLi} | Propagation Delay through Transparent Latch to Output/Feedback MUX | — | 0.30 | — | 0.25 | ns | |
| t_{SRi} | Asynchronous Reset or Set to Output/Feedback MUX Delay | — | 0.30 | — | 0.30 | ns | |

ispMACH 4000ZE Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

| Parameter | Description | LC4032ZE | | LC4064ZE | | Units | |
|--|---|---------------------------------------|-------|----------|-------|-------|--|
| | | -4 | | -4 | | | |
| | | Min. | Max. | Min. | Max. | | |
| t_{SRR} | Asynchronous Reset or Set Recovery Delay | — | 2.00 | — | 1.70 | ns | |
| Control Delays | | | | | | | |
| t_{BCLK} | GLB PT Clock Delay | — | 1.20 | — | 1.30 | ns | |
| t_{PTCLK} | Macrocell PT Clock Delay | — | 1.40 | — | 1.50 | ns | |
| t_{BSR} | Block PT Set/Reset Delay | — | 1.10 | — | 1.85 | ns | |
| t_{PTSR} | Macrocell PT Set/Reset Delay | — | 1.20 | — | 1.90 | ns | |
| t_{BIE} | Power Guard Block Input Enable Delay | — | 1.60 | — | 1.70 | ns | |
| t_{PTOE} | Macrocell PT OE Delay | — | 2.30 | — | 3.15 | ns | |
| t_{GPTOE} | Global PT OE Delay | — | 1.80 | — | 2.15 | ns | |
| Internal Oscillator | | | | | | | |
| t_{OSCSU} | Oscillator DYNOSCDIS Setup Time | 5.00 | — | 5.00 | — | ns | |
| t_{OSCH} | Oscillator DYNOSCDIS Hold Time | 5.00 | — | 5.00 | — | ns | |
| t_{OSCEN} | Oscillator OSCOUT Enable Time (To Stable) | — | 5.00 | — | 5.00 | ns | |
| t_{OSCOD} | Oscillator Output Delay | — | 4.00 | — | 4.00 | ns | |
| $t_{OSC NOM}$ | Oscillator OSCOUT Nominal Frequency | | 5.00 | | 5.00 | MHz | |
| t_{OSCvar} | Oscillator Variation of Nominal Frequency | — | 30 | — | 30 | % | |
| $t_{TMRCO20}$ | Oscillator TIMEROUT Clock (Negative Edge) to Out (20-Bit Divider) | — | 12.50 | — | 12.50 | ns | |
| $t_{TMRCO10}$ | Oscillator TIMEROUT Clock (Negative Edge) to Out (10-Bit Divider) | — | 7.50 | — | 7.50 | ns | |
| t_{TMRC07} | Oscillator TIMEROUT Clock (Negative Edge) to Out (7-Bit Divider) | — | 6.00 | — | 6.00 | ns | |
| $t_{TMRRSTO}$ | Oscillator TIMEROUT Reset to Out (Going Low) | — | 5.00 | — | 5.00 | ns | |
| t_{TMRRR} | Oscillator TIMEROUT Asynchronous Reset Recovery Delay | — | 4.00 | — | 4.00 | ns | |
| $t_{TMRRSTPW}$ | Oscillator TIMEROUT Reset Minimum Pulse Width | 3.00 | — | 3.00 | — | ns | |
| Optional Delay Adjusters | | Base Parameter | | | | | |
| t_{INDIO} | Input Register Delay | t_{INREG} | — | 1.00 | — | 1.00 | |
| t_{EXP} | Product Term Expander Delay | t_{MCELL} | — | 0.40 | — | 0.40 | |
| t_{BLA} | Additional Block Loading Adders | t_{ROUTE} | — | 0.04 | — | 0.05 | |
| t_{IOI} Input Buffer Delays | | | | | | | |
| LVTTL_in | Using LVTTL Standard with Hysteresis | t_{IN} , t_{GCLK_IN} , t_{GOE} | — | 0.60 | — | 0.60 | |
| LVCMOS15_in | Using LVCMOS 1.5 Standard | t_{IN} , t_{GCLK_IN} , t_{GOE} | — | 0.20 | — | 0.20 | |
| LVCMOS18_in | Using LVCMOS 1.8 Standard | t_{IN} , t_{GCLK_IN} , t_{GOE} | — | 0.00 | — | 0.00 | |
| LVCMOS25_in | Using LVCMOS 2.5 Standard with Hysteresis | t_{IN} , t_{GCLK_IN} , t_{GOE} | — | 0.80 | — | 0.80 | |
| LVCMOS33_in | Using LVCMOS 3.3 Standard with Hysteresis | t_{IN} , t_{GCLK_IN} , t_{GOE} | — | 0.80 | — | 0.80 | |
| PCI_in | Using PCI Compatible Input with Hysteresis | t_{IN} , t_{GCLK_IN} , t_{GOE} | — | 0.80 | — | 0.80 | |
| t_{IOO} Output Buffer Delays | | | | | | | |
| LVTTL_out | Output Configured as TTL Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 | |

ispMACH 4000ZE Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

| Parameter | Description | All Devices | | | | Units | |
|------------------------------|--|-------------|------|------|------|-------|--|
| | | -5 | | -7 | | | |
| | | Min. | Max. | Min. | Max. | | |
| In/Out Delays | | | | | | | |
| t_{IN} | Input Buffer Delay | — | 1.05 | — | 1.90 | ns | |
| t_{GCLK_IN} | Global Clock Input Buffer Delay | — | 1.95 | — | 2.15 | ns | |
| t_{GOE} | Global OE Pin Delay | — | 3.00 | — | 4.30 | ns | |
| t_{BUF} | Delay through Output Buffer | — | 1.10 | — | 1.30 | ns | |
| t_{EN} | Output Enable Time | — | 2.50 | — | 2.70 | ns | |
| t_{DIS} | Output Disable Time | — | 2.50 | — | 2.70 | ns | |
| t_{PGSU} | Input Power Guard Setup Time | — | 4.30 | — | 5.60 | ns | |
| t_{PGH} | Input Power Guard Hold Time | — | 0.00 | — | 0.00 | ns | |
| t_{PGPW} | Input Power Guard BIE Minimum Pulse Width | — | 6.00 | — | 8.00 | ns | |
| t_{PGRT} | Input Power Guard Recovery Time Following BIE Dissertation | — | 5.00 | — | 7.00 | ns | |
| Routing Delays | | | | | | | |
| t_{ROUTE} | Delay through GRP | — | 2.25 | — | 2.50 | ns | |
| t_{PDI} | Macrocell Propagation Delay | — | 0.45 | — | 0.50 | ns | |
| t_{MCELL} | Macrocell Delay | — | 0.65 | — | 1.00 | ns | |
| t_{INREG} | Input Buffer to Macrocell Register Delay | — | 1.00 | — | 1.00 | ns | |
| t_{FBK} | Internal Feedback Delay | — | 0.75 | — | 0.30 | ns | |
| t_{ORP} | Output Routing Pool Delay | — | 0.30 | — | 0.30 | ns | |
| Register/Latch Delays | | | | | | | |
| t_S | D-Register Setup Time (Global Clock) | 0.90 | — | 1.25 | — | ns | |
| t_{S_PT} | D-Register Setup Time (Product Term Clock) | 2.00 | — | 2.35 | — | ns | |
| t_H | D-Register Hold Time | 2.00 | — | 3.25 | — | ns | |
| t_{ST} | T-Register Setup Time (Global Clock) | 1.10 | — | 1.45 | — | ns | |
| t_{ST_PT} | T-Register Setup Time (Product Term Clock) | 2.20 | — | 2.65 | — | ns | |
| t_{HT} | T-Register Hold Time | 2.00 | — | 3.25 | — | ns | |
| t_{SIR} | D-Input Register Setup Time (Global Clock) | 1.20 | — | 0.65 | — | ns | |
| t_{SIR_PT} | D-Input Register Setup Time (Product Term Clock) | 1.45 | — | 1.45 | — | ns | |
| t_{HIR} | D-Input Register Hold Time (Global Clock) | 1.40 | — | 2.05 | — | ns | |
| t_{HIR_PT} | D-Input Register Hold Time (Product Term Clock) | 1.10 | — | 1.20 | — | ns | |
| t_{COI} | Register Clock to Output/Feedback MUX Time | — | 0.45 | — | 0.75 | ns | |
| t_{CES} | Clock Enable Setup Time | 2.00 | — | 2.00 | — | ns | |
| t_{CEH} | Clock Enable Hold Time | 0.00 | — | 0.00 | — | ns | |
| t_{SL} | Latch Setup Time (Global Clock) | 0.90 | — | 1.55 | — | ns | |
| t_{SL_PT} | Latch Setup Time (Product Term Clock) | 2.00 | — | 2.05 | — | ns | |
| t_{HL} | Latch Hold Time | 2.00 | — | 1.17 | — | ns | |
| t_{GOI} | Latch Gate to Output/Feedback MUX Time | — | 0.35 | — | 0.33 | ns | |
| t_{PDLi} | Propagation Delay through Transparent Latch to Output/Feedback MUX | — | 0.25 | — | 0.25 | ns | |
| t_{SRi} | Asynchronous Reset or Set to Output/Feedback MUX Delay | — | 0.95 | — | 0.28 | ns | |

ispMACH 4000ZE Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

| Parameter | Description | All Devices | | | | Units | |
|---------------|--|----------------------------------|------|------|------|---------|--|
| | | -5 | | -7 | | | |
| | | Min. | Max. | Min. | Max. | | |
| LVC MOS15_out | Output Configured as 1.5V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 ns | |
| LVC MOS18_out | Output Configured as 1.8V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.00 | — | 0.00 ns | |
| LVC MOS25_out | Output Configured as 2.5V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.10 | — | 0.10 ns | |
| LVC MOS33_out | Output Configured as 3.3V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 ns | |
| PCI_out | Output Configured as PCI Compatible Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 ns | |
| Slow Slew | Output Configured for Slow Slew Rate | t_{EN} , t_{BUF} | — | 1.00 | — | 1.00 ns | |

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.
Timing v.0.8

Boundary Scan Waveforms and Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|--------------|--|------|------|-------|
| t_{BTCP} | TCK [BSCAN test] clock cycle | 40 | — | ns |
| t_{BTCH} | TCK [BSCAN test] pulse width high | 20 | — | ns |
| t_{BTCL} | TCK [BSCAN test] pulse width low | 20 | — | ns |
| t_{BTSU} | TCK [BSCAN test] setup time | 8 | — | ns |
| t_{BTH} | TCK [BSCAN test] hold time | 10 | — | ns |
| t_{BRF} | TCK [BSCAN test] rise and fall time | 50 | — | mV/ns |
| t_{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| t_{BTOZ} | TAP controller falling edge of clock to data output disable | — | 10 | ns |
| t_{BTVO} | TAP controller falling edge of clock to data output enable | — | 10 | ns |
| t_{BTCPsu} | BSCAN test Capture register setup time | 8 | — | ns |
| t_{BTCPH} | BSCAN test Capture register hold time | 10 | — | ns |
| t_{BTUCO} | BSCAN test Update reg, falling edge of clock to valid output | — | 25 | ns |
| t_{BTUOZ} | BSCAN test Update reg, falling edge of clock to output disable | — | 25 | ns |
| t_{BTUOV} | BSCAN test Update reg, falling edge of clock to output enable | — | 25 | ns |

ispMACH 4000ZE Power Supply and NC Connections¹ (Cont.)

| Signal | 132 ucBGA ³ | 144 csBGA ³ | 144 TQFP ² |
|------------------------|------------------------|--|--|
| VCC | M1, M7, A12, B5 | H5, H8, E8, E5 | 36, 57, 108, 129 |
| VCCO0 VCCO (Bank 0) | B1, H4, L2, J5, A4 | E4, F4, G4, J5, D5 | 3, 19, 34, 47, 136 |
| VCCO1 VCCO (Bank 1) | K9, L12, F12, D9, C7 | J8, H9, G9, F9, D8 | 64, 75, 91, 106, 119 |
| GND | E5, E8, H5, H8 | F6, G6, G7, F7 | 1, 37, 73, 109 |
| GND (Bank 0) | E2, H2, M4, B7, B3 | G5, H4, H6, E6, F5 | 10, 18 ⁴ , 27, 46, 127, 137 |
| GND (Bank 1) | L7, J9, H12, E9, A9 | H7, J9, G8, F8, E7 | 55, 65, 82, 90 ⁴ , 99, 118 |
| NC | — | 4064ZE: E4, B2, B1, D2, D3, E1, H1, H3, H2, L1, G4, M1, K3, M2, M4, L5, H7, L8, M8, L10, K9, M11, H9, L12, L11, J12, J11, H10, D10, F10, D12, B12, F9, A12, C10, B10, A9, B8, E6, B5, A5, C4, B3, A2 4128ZE: D2, D3, H2, M1, K3, M11, J12, J11, D12, A12, C10, A2 | 4128ZE: 17, 20, 38, 45, 72, 89, 92, 110, 117, 144 4256ZE: 18, 90 |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
4. For the LC4256ZE, pins 18 and 90 are no connects.

ispMACH 4032ZE and 4064ZE Logic Signal Connections: 48 TQFP

| Pin Number | Bank Number | ispMACH 4032ZE | ispMACH 4064ZE |
|------------|-------------|----------------|----------------|
| | | GLB/MC/Pad | GLB/MC/Pad |
| 1 | - | TDI | TDI |
| 2 | 0 | A5 | A8 |
| 3 | 0 | A6 | A10 |
| 4 | 0 | A7 | A11 |
| 5 | 0 | GND (Bank 0) | GND (Bank 0) |
| 6 | 0 | VCCO (Bank 0) | VCCO (Bank 0) |
| 7 | 0 | A8 | B15 |
| 8 | 0 | A9 | B12 |
| 9 | 0 | A10 | B10 |
| 10 | 0 | A11 | B8 |
| 11 | - | TCK | TCK |
| 12 | - | VCC | VCC |
| 13 | - | GND | GND |
| 14 | 0 | A12 | B6 |
| 15 | 0 | A13 | B4 |
| 16 | 0 | A14 | B2 |
| 17 | 0 | A15 | B0 |
| 18 | 0 | CLK1/I | CLK1/I |
| 19 | 1 | CLK2/I | CLK2/I |
| 20 | 1 | B0 | C0 |
| 21 | 1 | B1 | C1 |
| 22 | 1 | B2 | C2 |
| 23 | 1 | B3 | C4 |
| 24 | 1 | B4 | C6 |
| 25 | - | TMS | TMS |
| 26 | 1 | B5 | C8 |
| 27 | 1 | B6 | C10 |
| 28 | 1 | B7 | C11 |
| 29 | 1 | GND (Bank 1) | GND (Bank 1) |
| 30 | 1 | VCCO (Bank 1) | VCCO (Bank 1) |
| 31 | 1 | B8 | D15 |
| 32 | 1 | B9 | D12 |
| 33 | 1 | B10 | D10 |
| 34 | 1 | B11 | D8 |
| 35 | - | TDO | TDO |
| 36 | - | VCC | VCC |
| 37 | - | GND | GND |
| 38 | 1 | B12 | D6 |
| 39 | 1 | B13 | D4 |
| 40 | 1 | B14 | D2 |
| 41 | 1 | B15/GOE1 | D0/GOE1 |
| 42 | 1 | CLK3/I | CLK3/I |

ispMACH 4064ZE Logic Signal Connections: 64 ucBGA

| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|---------------|
| A1 | - | TDI |
| B1 | 0 | A8 |
| B2 | 0 | A10 |
| B3 | 0 | A11 |
| GND* | 0 | GND (Bank 0) |
| C1 | 0 | A12 |
| C3 | 0 | VCCO (Bank 0) |
| C2 | 0 | B15 |
| D1 | 0 | B14 |
| D2 | 0 | B13 |
| D3 | 0 | B12 |
| E1 | 0 | B11 |
| E2 | 0 | B10 |
| E3 | 0 | B9 |
| F1 | 0 | B8 |
| F2 | - | TCK |
| E4 | - | VCC |
| GND* | - | GND |
| H2 | 0 | B6 |
| H1 | 0 | B5 |
| G1 | 0 | B4 |
| GND* | 0 | GND (Bank 0) |
| F3 | 0 | VCCO (Bank 0) |
| G2 | 0 | B3 |
| G3 | 0 | B2 |
| H3 | 0 | B0 |
| G4 | 0 | CLK1/I |
| F4 | 1 | CLK2/I |
| H4 | 1 | C0 |
| H5 | 1 | C1 |
| G5 | 1 | C2 |
| H6 | 1 | C4 |
| H7 | 1 | C5 |
| H8 | 1 | C6 |
| G8 | - | TMS |
| G7 | 1 | C8 |
| G6 | 1 | C10 |
| F8 | 1 | C11 |
| GND* | 1 | GND (Bank 1) |
| F7 | 1 | C12 |
| F6 | 1 | VCCO (Bank 1) |
| F5 | 1 | D15 |
| E8 | 1 | D14 |

**ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections:
100 TQFP (Cont.)**

| Pin Number | Bank Number | LC4064ZE | LC4128ZE | LC4256ZE |
|------------|-------------|---------------|---------------|---------------|
| | | GLB/MC/Pad | GLB/MC/Pad | GLB/MC/Pad |
| 42 | 1 | C1 | E2 | I6 |
| 43 | 1 | C2 | E4 | I10 |
| 44 | 1 | C3 | E6 | I12 |
| 45 | 1 | VCCO (Bank 1) | VCCO (Bank 1) | VCCO (Bank 1) |
| 46 | 1 | GND (Bank 1) | GND (Bank 1) | GND (Bank 1) |
| 47 | 1 | C4 | E8 | J2 |
| 48 | 1 | C5 | E10 | J6 |
| 49 | 1 | C6 | E12 | J10 |
| 50 | 1 | C7 | E14 | J12 |
| 51 | - | GND | GND | GND |
| 52 | - | TMS | TMS | TMS |
| 53 | 1 | C8 | F0 | K12 |
| 54 | 1 | C9 | F2 | K10 |
| 55 | 1 | C10 | F4 | K6 |
| 56 | 1 | C11 | F6 | K2 |
| 57 | 1 | GND (Bank 1) | GND (Bank 1) | GND (Bank 1) |
| 58 | 1 | C12 | F8 | L12 |
| 59 | 1 | C13 | F10 | L10 |
| 60 | 1 | C14 | F12 | L6 |
| 61 | 1 | C15 | F13 | L4 |
| 62* | 1 | I | I | I |
| 63 | 1 | VCCO (Bank 1) | VCCO (Bank 1) | VCCO (Bank 1) |
| 64 | 1 | D15 | G14 | M4 |
| 65 | 1 | D14 | G12 | M6 |
| 66 | 1 | D13 | G10 | M10 |
| 67 | 1 | D12 | G8 | M12 |
| 68 | 1 | GND (Bank 1) | GND (Bank 1) | GND (Bank 1) |
| 69 | 1 | D11 | G6 | N2 |
| 70 | 1 | D10 | G5 | N6 |
| 71 | 1 | D9 | G4 | N10 |
| 72 | 1 | D8 | G2 | N12 |
| 73* | 1 | I | I | I |
| 74 | - | TDO | TDO | TDO |
| 75 | - | VCC | VCC | VCC |
| 76 | - | GND | GND | GND |
| 77* | 1 | I | I | I |
| 78 | 1 | D7 | H13 | O12 |
| 79 | 1 | D6 | H12 | O10 |
| 80 | 1 | D5 | H10 | O6 |
| 81 | 1 | D4 | H8 | O2 |
| 82 | 1 | GND (Bank 1) | GND (Bank 1) | GND (Bank 1) |

ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections: 100 TQFP (Cont.)

| Pin Number | Bank Number | LC4064ZE | LC4128ZE | LC4256ZE |
|------------|-------------|---------------|---------------|---------------|
| | | GLB/MC/Pad | GLB/MC/Pad | GLB/MC/Pad |
| 83 | 1 | VCCO (Bank 1) | VCCO (Bank 1) | VCCO (Bank 1) |
| 84 | 1 | D3 | H6 | P12 |
| 85 | 1 | D2 | H4 | P10 |
| 86 | 1 | D1 | H2 | P6 |
| 87 | 1 | D0/GOE1 | H0/GOE1 | P2/GOE1 |
| 88 | 1 | CLK3/I | CLK3/I | CLK3/I |
| 89 | 0 | CLK0/I | CLK0/I | CLK0/I |
| 90 | - | VCC | VCC | VCC |
| 91 | 0 | A0/GOE0 | A0/GOE0 | A2/GOE0 |
| 92 | 0 | A1 | A2 | A6 |
| 93 | 0 | A2 | A4 | A10 |
| 94 | 0 | A3 | A6 | A12 |
| 95 | 0 | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |
| 96 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) |
| 97 | 0 | A4 | A8 | B2 |
| 98 | 0 | A5 | A10 | B6 |
| 99 | 0 | A6 | A12 | B10 |
| 100 | 0 | A7 | A14 | B12 |

* This pin is input only.

ispMACH 4128ZE Logic Signal Connections: 132 ucBGA (Cont.)

| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|---------------|
| M5 | 0 | D5 |
| J6 | 0 | D4 |
| K6 | 0 | D2 |
| L6 | 0 | D1 |
| M6 | 0 | D0 |
| K7 | 0 | CLK1/I |
| L7 | 1 | GND (Bank 1) |
| J7 | 1 | CLK2/I |
| M7 | - | VCC |
| K8 | 1 | E0 |
| L8 | 1 | E1 |
| M8 | 1 | E2 |
| J8 | 1 | E4 |
| L9 | 1 | E5 |
| M9 | 1 | E6 |
| K9 | 1 | VCCO (Bank 1) |
| J9 | 1 | GND (Bank 1) |
| L10 | 1 | E8 |
| K10 | 1 | E9 |
| M10 | 1 | E10 |
| L11 | 1 | E12 |
| K12 | 1 | E13 |
| M11 | 1 | E14 |
| GND* | - | GND |
| M12 | - | TMS |
| L12 | 1 | VCCO (Bank 1) |
| K11 | 1 | F0 |
| J10 | 1 | F1 |
| H9 | 1 | F2 |
| J12 | 1 | F4 |
| J11 | 1 | F5 |
| H10 | 1 | F6 |
| H12 | 1 | GND (Bank 1) |
| G9 | 1 | F8 |
| H11 | 1 | F9 |
| F9 | 1 | F10 |
| G12 | 1 | F12 |
| G11 | 1 | F13 |
| G10 | 1 | F14 |
| F12 | 1 | VCCO (Bank 1) |
| F10 | 1 | G14 |
| F11 | 1 | G13 |
| E11 | 1 | G12 |
| E10 | 1 | G10 |

ispMACH 4128ZE Logic Signal Connections: 132 ucBGA (Cont.)


| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|---------------|
| D10 | 1 | G9 |
| E12 | 1 | G8 |
| E9 | 1 | GND (Bank 1) |
| D12 | 1 | G6 |
| D11 | 1 | G5 |
| C12 | 1 | G4 |
| C10 | 1 | G2 |
| C11 | 1 | G1 |
| B11 | 1 | G0 |
| D9 | 1 | VCCO (Bank 1) |
| B12 | - | TDO |
| A12 | - | VCC |
| GND* | - | GND |
| A10 | 1 | H14 |
| A11 | 1 | H13 |
| B10 | 1 | H12 |
| C9 | 1 | H10 |
| D8 | 1 | H9 |
| C8 | 1 | H8 |
| A9 | 1 | GND (Bank 1) |
| C7 | 1 | VCCO (Bank 1) |
| B9 | 1 | H6 |
| B8 | 1 | H5 |
| D7 | 1 | H4 |
| A8 | 1 | H2 |
| A7 | 1 | H1 |
| B6 | 1 | H0/GOE1 |
| C6 | 1 | CLK3/I |
| B7 | 0 | GND (Bank 0) |
| D6 | 0 | CLK0/I |
| B5 | - | VCC |
| A6 | 0 | A0/GOE0 |
| C5 | 0 | A1 |
| B4 | 0 | A2 |
| A5 | 0 | A4 |
| C4 | 0 | A5 |
| D5 | 0 | A6 |
| A4 | 0 | VCCO (Bank 0) |
| B3 | 0 | GND (Bank 0) |
| D4 | 0 | A8 |
| A3 | 0 | A9 |
| C3 | 0 | A10 |
| B2 | 0 | A12 |
| C2 | 0 | A13 |

ispMACH 4128ZE Logic Signal Connections: 132 ucBGA (Cont.)

| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|------------|
| A2 | 0 | A14 |

* All bonded core grounds are connected to the following four balls, E5, E8, H5 and H8.

Figure 20. Mark Format for 64 ucBGA and 132 ucBGA Packages



Lead-Free Packaging

Commercial

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4032ZE | LC4032ZE-4TN48C | 32 | 1.8 | 4.4 | Lead-Free TQFP | 48 | 32 | C |
| | LC4032ZE-5TN48C | 32 | 1.8 | 5.8 | Lead-Free TQFP | 48 | 32 | C |
| | LC4032ZE-7TN48C | 32 | 1.8 | 7.5 | Lead-Free TQFP | 48 | 32 | C |
| | LC4032ZE-4MN64C | 32 | 1.8 | 4.4 | Lead-Free csBGA | 64 | 32 | C |
| | LC4032ZE-5MN64C | 32 | 1.8 | 5.8 | Lead-Free csBGA | 64 | 32 | C |
| | LC4032ZE-7MN64C | 32 | 1.8 | 7.5 | Lead-Free csBGA | 64 | 32 | C |
| LC4064ZE | LC4064ZE-4TN48C | 64 | 1.8 | 4.7 | Lead-Free TQFP | 48 | 32 | C |
| | LC4064ZE-5TN48C | 64 | 1.8 | 5.8 | Lead-Free TQFP | 48 | 32 | C |
| | LC4064ZE-7TN48C | 64 | 1.8 | 7.5 | Lead-Free TQFP | 48 | 32 | C |
| | LC4064ZE-4TN100C | 64 | 1.8 | 4.7 | Lead-Free TQFP | 100 | 64 | C |
| | LC4064ZE-5TN100C | 64 | 1.8 | 5.8 | Lead-Free TQFP | 100 | 64 | C |
| | LC4064ZE-7TN100C | 64 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | C |
| | LC4064ZE-4MN64C | 64 | 1.8 | 4.7 | Lead-Free csBGA | 64 | 48 | C |
| | LC4064ZE-5MN64C | 64 | 1.8 | 5.8 | Lead-Free csBGA | 64 | 48 | C |
| | LC4064ZE-7MN64C | 64 | 1.8 | 7.5 | Lead-Free csBGA | 64 | 48 | C |
| | LC4064ZE-4MN144C | 64 | 1.8 | 4.7 | Lead-Free csBGA | 144 | 64 | C |
| | LC4064ZE-5MN144C | 64 | 1.8 | 5.8 | Lead-Free csBGA | 144 | 64 | C |
| | LC4064ZE-7MN144C | 64 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 64 | C |
| LC4128ZE | LC4128ZE-5TN100C | 128 | 1.8 | 5.8 | Lead-Free TQFP | 100 | 64 | C |
| | LC4128ZE-7TN100C | 128 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | C |
| | LC4128ZE-5TN144C | 128 | 1.8 | 5.8 | Lead-Free TQFP | 144 | 96 | C |
| | LC4128ZE-7TN144C | 128 | 1.8 | 7.5 | Lead-Free TQFP | 144 | 96 | C |
| | LC4128ZE-5UMN132C | 128 | 1.8 | 5.8 | Lead-Free ucBGA | 132 | 96 | C |
| | LC4128ZE-7UMN132C | 128 | 1.8 | 7.5 | Lead-Free ucBGA | 132 | 96 | C |
| | LC4128ZE-5MN144C | 128 | 1.8 | 5.8 | Lead-Free csBGA | 144 | 96 | C |
| | LC4128ZE-7MN144C | 128 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 96 | C |
| LC4256ZE | LC4256ZE-5TN100C | 256 | 1.8 | 5.8 | Lead-Free TQFP | 100 | 64 | C |
| | LC4256ZE-7TN100C | 256 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | C |
| | LC4256ZE-5TN144C | 256 | 1.8 | 5.8 | Lead-Free TQFP | 144 | 96 | C |
| | LC4256ZE-7TN144C | 256 | 1.8 | 7.5 | Lead-Free TQFP | 144 | 96 | C |
| | LC4256ZE-5MN144C | 256 | 1.8 | 5.8 | Lead-Free csBGA | 144 | 108 | C |
| | LC4256ZE-7MN144C | 256 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 108 | C |

Revision History

| Date | Version | Change Summary |
|---------------|---------|---|
| April 2008 | 01.0 | Initial release. |
| July 2008 | 01.1 | Updated Features bullets. Updated typical Hysteresis voltage. Updated Power Guard for Dedicated Inputs section. Updated DC Electrical Characteristics table. Updated Supply Current table. Updated I/O DC Electrical Characteristics table and note 2. Updated ispMACH 4000ZE Timing Model. Added new parameters for the Internal Oscillator. Updated ORP Reference table. Updated Power Supply and NC Connections table. Updated 100 TQFP Logic Signal Connections table with LC4128ZE and 4256ZE. Updated 144 csBGA Logic Signal Connections table with LC4128ZE and 4256ZE. Added 144 TQFP Logic Signal Connections table. |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| August 2008 | 01.2 | Data sheet status changed from advance to final. Updated Supply Current table. Updated External Switching Characteristics. Updated Internal Timing Parameters. Updated Power Consumption graph and Power Estimation Coefficients table. Updated Ordering Information mark format example. |
| | | |
| | | |
| | | |
| | | |
| | | |
| December 2008 | 01.3 | Updated ispMACH 4000ZE Family Selection Guide table to include 64-ball ucBGA and 132-ball ucBGA packages. Updated ispMACH 4000ZE Power Supply and NC Connections table to include 64-ball ucBGA and 132-ball ucBGA packages. Added Logic Signal Connections tables for 64-ball ucBGA and 132-ball ucBGA packages. Updated Part Number Description diagram for 64-ball ucBGA and 132-ball ucBGA packages. Updated Ordering Information tables for 64-ball ucBGA and 132-ball ucBGA packages. |
| | | |
| | | |
| | | |
| | | |
| May 2009 | 01.4 | Correction to t_{CW} , t_{GW} , t_{WIR} and f_{MAX} parameters in External Switching Characteristics table. |
| June 2011 | 01.5 | Added copper bond package part numbers. Added footnote 4 to Absolute Maximum Ratings. |
| | | |
| February 2012 | 01.6 | Updated document with new corporate logo. |
| February 2012 | 01.7 | Removed copper bond packaging information. Refer to PCN 04A-12 for further information. Updated topside marks with new logos in the Ordering Information section. |
| | | |