



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Not For New Designs |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 5.8 ns |
| Voltage Supply - Internal | 1.7V ~ 1.9V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | - |
| Number of I/O | 48 |
| Operating Temperature | 0°C ~ 90°C (Tj) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFBGA, CSPBGA |
| Supplier Device Package | 64-UCBGA (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064ze-5umn64c |

Introduction

The high performance ispMACH 4000ZE family from Lattice offers an ultra low power CPLD solution. The new family is based on Lattice’s industry-leading ispMACH 4000 architecture. Retaining the best of the previous generation, the ispMACH 4000ZE architecture focuses on significant innovations to combine high performance with low power in a flexible CPLD family. For example, the family’s new Power Guard feature minimizes dynamic power consumption by preventing internal logic toggling due to unnecessary I/O pin activity.

The ispMACH 4000ZE combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.

The ispMACH 4000ZE family offers densities ranging from 32 to 256 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA), and Ultra Chip Scale BGA (ucBGA) packages ranging from 32 to 144 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

A user programmable internal oscillator and a timer are included in the device for tasks like LED control, keyboard scanner and similar housekeeping type state machines. This feature can be optionally disabled to save power.

The ispMACH 4000ZE family has enhanced system integration capabilities. It supports a 1.8V supply voltage and 3.3V, 2.5V, 1.8V and 1.5V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000ZE also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a “per-pin” basis. The ispMACH 4000ZE family members are 1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V_{CC} (logic core).

Overview

The ispMACH 4000ZE devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.

Figure 1. Functional Block Diagram



Product Term Allocator

The product term allocator assigns product terms from a cluster to either logic or control applications as required by the design being implemented. Product terms that are used as logic are steered into a 5-input OR gate associated with the cluster. Product terms that used for control are steered either to the macrocell or I/O cell associated with the cluster. Table 2 shows the available functions for each of the five product terms in the cluster.

Table 2. Individual PT Steering

| Product Term | Logic | Control |
|--------------|----------|---|
| PT n | Logic PT | Single PT for XOR/OR |
| PT $n+1$ | Logic PT | Individual Clock (PT Clock) |
| PT $n+2$ | Logic PT | Individual Initialization or Individual Clock Enable (PT Initialization/CE) |
| PT $n+3$ | Logic PT | Individual Initialization (PT Initialization) |
| PT $n+4$ | Logic PT | Individual OE (PTOE) |

Cluster Allocator

The cluster allocator allows clusters to be steered to neighboring macrocells, thus allowing the creation of functions with more product terms. Table 3 shows which clusters can be steered to which macrocells. Used in this manner, the cluster allocator can be used to form functions of up to 20 product terms. Additionally, the cluster allocator accepts inputs from the wide steering logic. Using these inputs, functions up to 80 product terms can be created.

Table 3. Available Clusters for Each Macrocell

| Macrocell | Available Clusters | | | |
|-----------|--------------------|-----|-----|-----|
| M0 | — | C0 | C1 | C2 |
| M1 | C0 | C1 | C2 | C3 |
| M2 | C1 | C2 | C3 | C4 |
| M3 | C2 | C3 | C4 | C5 |
| M4 | C3 | C4 | C5 | C6 |
| M5 | C4 | C5 | C6 | C7 |
| M6 | C5 | C6 | C7 | C8 |
| M7 | C6 | C7 | C8 | C9 |
| M8 | C7 | C8 | C9 | C10 |
| M9 | C8 | C9 | C10 | C11 |
| M10 | C9 | C10 | C11 | C12 |
| M11 | C10 | C11 | C12 | C13 |
| M12 | C11 | C12 | C13 | C14 |
| M13 | C12 | C13 | C14 | C15 |
| M14 | C13 | C14 | C15 | — |
| M15 | C14 | C15 | — | — |

Wide Steering Logic

The wide steering logic allows the output of the cluster allocator n to be connected to the input of the cluster allocator $n+4$. Thus, cluster chains can be formed with up to 80 product terms, supporting wide product term functions and allowing performance to be increased through a single GLB implementation. Table 4 shows the product term chains.

Table 4. Product Term Expansion Capability


| Expansion Chains | Macrocells Associated with Expansion Chain (with Wrap Around) | Max PT/Macrocell |
|------------------|---|------------------|
| Chain-0 | M0 Õ M4 Õ M8 Õ M12 Õ M0 | 75 |
| Chain-1 | M1 Õ M5 Õ M9 Õ M13 Õ M1 | 80 |
| Chain-2 | M2 Õ M6 Õ M10 Õ M14 Õ M2 | 75 |
| Chain-3 | M3 Õ M7 Õ M11 Õ M15 Õ M3 | 70 |

Every time the super cluster allocator is used, there is an incremental delay of t_{EXP} . When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

Figure 5. Macrocell



Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

Initialization Control

The ispMACH 4000ZE family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

GLB Clock Generator

Each ispMACH 4000ZE device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

Figure 6. GLB Clock Generator





Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the V_{CCO} supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the V_{CCO} supplied to its I/O bank. The I/O standards supported are:

- LVTTTL
- LVCMOS 3.3
- LVCMOS 2.5
- LVCMOS 1.8
- LVCMOS 1.5
- 3.3V PCI Compatible

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, pull-up resistor or pull-down resistor selectable on a “per-pin” basis. A fourth option is to provide none of these. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-down Resistor.

Each ispMACH 4000ZE device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

The ispMACH 4000ZE family has an always on, 200mV typical hysteresis for each input operational at 3.3V and 2.5V. This provides improved noise immunity for slow transitioning signals.

Power Guard

Power Guard allows easier achievement of standby current in the system. As shown in Figure 9, this feature consists of an enabling multiplexer between an I/O pin and input buffer, and its associated circuitry inside the device.

If the enable signal (E) is held low, all inputs (D) can be optionally isolated (guarded), such that, if any of these were toggled, it would not cause any toggle on internal pins (Q), thus, a toggling I/O pin will not cause any internal dynamic power consumption.

The block-level OE PT of each GLB is also tied to Block Input Enable (BIE) of that block. Hence, for a 256-macro-cell device (with 16 blocks), each block's BIE signal is driven by block-level OE PT from each block.

Figure 11. Global OE Generation for All Devices Except ispMACH 4032ZE





Figure 12. Global OE Generation for ispMACH 4032ZE



On-Chip Oscillator and Timer

An internal oscillator is provided for use in miscellaneous housekeeping functions such as watchdog heartbeats, digital de-glitch circuits and control state machines. The oscillator is disabled by default to save power. Figure 13 shows the block diagram of the oscillator and timer block.

Figure 13. On-Chip Oscillator and Timer


Table 11. On-Chip Oscillator and Timer Signal Names

| Signal Name | Input or Output | Optional / Required | Description |
|-------------|-----------------|---------------------|--|
| OSCOUT | Output | Optional | Oscillator Output (Nominal Frequency: 5MHz) |
| TIMEROUT | Output | Optional | Oscillator Frequency Divided by an integer TIMER_DIV (Default 128) |
| TIMERRES | Input | Optional | Reset the Timer |
| DYNOSCDIS | Input | Optional | Disables the Oscillator, resets the Timer and saves the power. |

OSCTIMER has two outputs, OSCOUT and TIMEROUT. The outputs feed into the Global Routing Pool (GRP). From GRP, these signals can drive any macrocell input, as well as any output pin (with macrocell bypass). The output OSCOUT is the direct oscillator output with a typical frequency of 5MHz, whereas, the output TIMEROUT is the oscillator output divided by an attribute TIMER_DIV.

The attribute TIMER_DIV can be: 128 (7 bits), 1024 (10 bits) or 1,048,576 (20 bits). The divided output is provided for those user situations, where a very slow clock is desired. If even a slower toggling clock is desired, then the programmable macrocell resources can be used to further divide down the TIMEROUT output.

Figure 14 shows the simplified relationship among OSCOUT, TIMERRES and TIMEROUT. In the diagram, the signal “ \bar{R} ” is an internal reset signal that is used to synchronize TIMERRES to OSCOUT. This adds one extra clock cycle delay for the first timer transition after TIMERRES.

Figure 14. Relationship Among OSCOUT, TIMERRES and TIMEROUT


Note: n = Number of bits in the divider (7, 10 or 20)

Metastability: If the signal TIMERRES is not synchronous to OSCOUT, it could make a difference of one or two clock cycles to the TIMEROUT going high the first time.

Absolute Maximum Ratings^{1, 2, 3, 4}

Supply Voltage (V_{CC}) -0.5 to 2.5V
 Output Supply Voltage (V_{CCO}) -0.5 to 4.5V
 Input or I/O Tristate Voltage Applied^{5, 6} -0.5 to 5.5V
 Storage Temperature -65 to 150°C
 Junction Temperature (T_j) with Power Applied . . . -55 to 150°C

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Please refer to the [Lattice ispMACH 4000V/B/C/ZC/ZE Product Family Qualification Summary](#) for complete data, including the ESD performance data.
5. Undershoot of -2V and overshoot of (V_{IH} (MAX) + 2V), up to a total pin voltage of 6V is permitted for a duration of <20ns.
6. Maximum of 64 I/Os per device with $V_{IN} > 3.6V$ is allowed.

Recommended Operating Conditions

| Symbol | Parameter | Min. | Max. | Units | |
|----------|-----------------------------------|----------------------------|------------------|-------|---|
| V_{CC} | Supply Voltage | Standard Voltage Operation | 1.7 | 1.9 | V |
| | | Extended Voltage Operation | 1.6 ¹ | 1.9 | V |
| T_j | Junction Temperature (Commercial) | 0 | 90 | °C | |
| | Junction Temperature (Industrial) | -40 | 105 | °C | |

1. Devices operating at 1.6V can expect performance degradation up to 35%.

Erase Reprogram Specifications

| Parameter | Min. | Max. | Units |
|-----------------------|-------|------|--------|
| Erase/Reprogram Cycle | 1,000 | — | Cycles |

Note: Valid over commercial temperature range.

Hot Socketing Characteristics^{1,2,3}

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|----------|------------------------------|--|------|------|------|-------|
| I_{DK} | Input or I/O Leakage Current | $0 \leq V_{IN} \leq 3.0V, T_j = 105^\circ C$ | — | ±30 | ±150 | μA |
| | | $0 \leq V_{IN} \leq 3.0V, T_j = 130^\circ C$ | — | ±30 | ±200 | μA |

1. Insensitive to sequence of V_{CC} or V_{CCO} . However, assumes monotonic rise/fall rates for V_{CC} and V_{CCO} , provided $(V_{IN} - V_{CCO}) \leq 3.6V$.


2. $0 < V_{CC} < V_{CC} (MAX), 0 < V_{CCO} < V_{CCO} (MAX)$.

3. I_{DK} is additive to I_{PU}, I_{PD} or I_{BH} . Device defaults to pull-up until fuse circuitry is active.

Timing Model

The task of determining the timing through the ispMACH 4000ZE family, like any CPLD, is relatively simple. The timing model provided in Figure 16 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1168, [ispMACH 4000ZE Timing Model Design and Usage Guidelines](#).

Figure 16. ispMACH 4000ZE Timing Model



Note: Italicized items are optional delay adders.

ispMACH 400ZE Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter | Description | LC4032ZE | | LC4064ZE | | Units |
|------------------------------|--|----------|------|----------|------|-------|
| | | -4 | | -4 | | |
| | | Min. | Max. | Min. | Max. | |
| In/Out Delays | | | | | | |
| t_{IN} | Input Buffer Delay | — | 0.85 | — | 0.90 | ns |
| t_{GCLK_IN} | Global Clock Input Buffer Delay | — | 1.60 | — | 1.60 | ns |
| t_{GOE} | Global OE Pin Delay | — | 2.25 | — | 2.25 | ns |
| t_{BUF} | Delay through Output Buffer | — | 0.75 | — | 0.90 | ns |
| t_{EN} | Output Enable Time | — | 2.25 | — | 2.25 | ns |
| t_{DIS} | Output Disable Time | — | 1.35 | — | 1.35 | ns |
| t_{PGSU} | Input Power Guard Setup Time | — | 3.30 | — | 3.55 | ns |
| t_{PGH} | Input Power Guard Hold Time | — | 0.00 | — | 0.00 | ns |
| t_{PGPW} | Input Power Guard BIE Minimum Pulse Width | — | 5.00 | — | 5.00 | ns |
| t_{PGRT} | Input Power Guard Recovery Time Following BIE Dissertation | — | 5.00 | — | 5.00 | ns |
| Routing Delays | | | | | | |
| t_{ROUTE} | Delay through GRP | — | 1.60 | — | 1.70 | ns |
| t_{PDI} | Macrocell Propagation Delay | — | 0.25 | — | 0.25 | ns |
| t_{MCELL} | Macrocell Delay | — | 0.65 | — | 0.65 | ns |
| t_{INREG} | Input Buffer to Macrocell Register Delay | — | 0.90 | — | 1.00 | ns |
| t_{FBK} | Internal Feedback Delay | — | 0.55 | — | 0.55 | ns |
| t_{ORP} | Output Routing Pool Delay | — | 0.30 | — | 0.30 | ns |
| Register/Latch Delays | | | | | | |
| t_S | D-Register Setup Time (Global Clock) | 0.70 | — | 0.85 | — | ns |
| t_{S_PT} | D-Register Setup Time (Product Term Clock) | 1.25 | — | 1.85 | — | ns |
| t_H | D-Register Hold Time | 1.50 | — | 1.65 | — | ns |
| t_{ST} | T-Register Setup Time (Global Clock) | 0.90 | — | 1.05 | — | ns |
| t_{ST_PT} | T-register Setup Time (Product Term Clock) | 1.45 | — | 1.65 | — | ns |
| t_{HT} | T-Resister Hold Time | 1.50 | — | 1.65 | — | ns |
| t_{SIR} | D-Input Register Setup Time (Global Clock) | 0.85 | — | 0.80 | — | ns |
| t_{SIR_PT} | D-Input Register Setup Time (Product Term Clock) | 1.45 | — | 1.45 | — | ns |
| t_{HIR} | D-Input Register Hold Time (Global Clock) | 1.15 | — | 1.30 | — | ns |
| t_{HIR_PT} | D-Input Register Hold Time (Product Term Clock) | 0.90 | — | 1.10 | — | ns |
| t_{COi} | Register Clock to Output/Feedback MUX Time | — | 0.35 | — | 0.40 | ns |
| t_{CES} | Clock Enable Setup Time | 1.00 | — | 2.00 | — | ns |
| t_{CEH} | Clock Enable Hold Time | 0.00 | — | 0.00 | — | ns |
| t_{SL} | Latch Setup Time (Global Clock) | 0.70 | — | 0.95 | — | ns |
| t_{SL_PT} | Latch Setup Time (Product Term Clock) | 1.45 | — | 1.85 | — | ns |
| t_{HL} | Latch Hold Time | 1.40 | — | 1.80 | — | ns |
| t_{GOi} | Latch Gate to Output/Feedback MUX Time | — | 0.40 | — | 0.35 | ns |
| t_{PDLi} | Propagation Delay through Transparent Latch to Output/Feedback MUX | — | 0.30 | — | 0.25 | ns |
| t_{SRI} | Asynchronous Reset or Set to Output/Feedback MUX Delay | — | 0.30 | — | 0.30 | ns |

ispMACH 400ZE Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

| Parameter | Description | | LC4032ZE | | LC4064ZE | | Units |
|---------------|--|----------------------------------|----------|------|----------|------|-------|
| | | | -4 | | -4 | | |
| | | | Min. | Max. | Min. | Max. | |
| LVC MOS15_out | Output Configured as 1.5V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 | ns |
| LVC MOS18_out | Output Configured as 1.8V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.00 | — | 0.00 | ns |
| LVC MOS25_out | Output Configured as 2.5V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.10 | — | 0.10 | ns |
| LVC MOS33_out | Output Configured as 3.3V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 | ns |
| PCI_out | Output Configured as PCI Compatible Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 | ns |
| Slow Slew | Output Configured for Slow Slew Rate | t_{EN} , t_{BUF} | — | 1.00 | — | 1.00 | ns |

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.
 Timing v.0.8

ispMACH 4000ZE Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions


| Parameter | Description | All Devices | | | | Units | |
|---------------|--|----------------------------------|------|------|------|-------|----|
| | | -5 | | -7 | | | |
| | | Min. | Max. | Min. | Max. | | |
| LVC MOS15_out | Output Configured as 1.5V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 | ns |
| LVC MOS18_out | Output Configured as 1.8V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.00 | — | 0.00 | ns |
| LVC MOS25_out | Output Configured as 2.5V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.10 | — | 0.10 | ns |
| LVC MOS33_out | Output Configured as 3.3V Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 | ns |
| PCI_out | Output Configured as PCI Compatible Buffer | t_{EN} , t_{DIS} , t_{BUF} | — | 0.20 | — | 0.20 | ns |
| Slow Slew | Output Configured for Slow Slew Rate | t_{EN} , t_{BUF} | — | 1.00 | — | 1.00 | ns |

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.
 Timing v.0.8

Switching Test Conditions

Figure 17 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 13.

Figure 17. Output Test Load, LVTTTL and LVCMOS Standards



0213A/ispm4k

Table 13. Test Fixture Required Components

| Test Condition | R ₁ | R ₂ | C _L ¹ | Timing Ref. | V _{CCO} |
|------------------------------|----------------|----------------|-----------------------------|----------------------------------|--------------------|
| LVCMOS I/O, (L -> H, H -> L) | 106Ω | 106Ω | 35pF | LVCMOS 3.3 = 1.5V | LVCMOS 3.3 = 3.0V |
| | | | | LVCMOS 2.5 = $\frac{V_{CCO}}{2}$ | LVCMOS 2.5 = 2.3V |
| | | | | LVCMOS 1.8 = $\frac{V_{CCO}}{2}$ | LVCMOS 1.8 = 1.65V |
| | | | | LVCMOS 1.5 = $\frac{V_{CCO}}{2}$ | LVCMOS 1.5 = 1.4V |
| LVCMOS I/O (Z -> H) | ∞ | 106Ω | 35pF | 1.5V | 3.0V |
| LVCMOS I/O (Z -> L) | 106Ω | ∞ | 35pF | 1.5V | 3.0V |
| LVCMOS I/O (H -> Z) | ∞ | 106Ω | 5pF | V _{OH} - 0.3 | 3.0V |
| LVCMOS I/O (L -> Z) | 106Ω | ∞ | 5pF | V _{OL} + 0.3 | 3.0V |

1. C_L includes test fixtures and probe capacitance.

ispMACH 4000ZE Power Supply and NC Connections¹

| Signal | 48 TQFP ² | 64 csBGA ^{3,4} | 64 ucBGA ^{3,4} | 100 TQFP ² |
|------------------------|----------------------|--|-------------------------|-----------------------|
| VCC | 12, 36 | E4, D5 | E4, D5 | 25, 40, 75, 90 |
| VCCO0 VCCO (Bank 0) | 6 | 4032ZE: E3 4064ZE: E3, F4 | C3, F3 | 13, 33, 95 |
| VCCO1 VCCO (Bank 1) | 30 | 4032ZE: D6 4064ZE: D6, C6 | F6, A6 | 45, 63, 83 |
| GND | 13, 37 | D4, E5 | D4, D5 | 1, 26, 51, 76 |
| GND (Bank 0) | 5 | D4, E5 | D4, D5 | 7, 18, 32, 96 |
| GND (Bank 1) | 29 | D4, E5 | D4, D5 | 46, 57, 68, 82 |
| NC | — | — | — | — |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
4. All bonded grounds are connected to the following two balls, D4 and E5.

ispMACH 4032ZE and 4064ZE Logic Signal Connections: 64 csBGA

| Ball Number | Bank Number | ispMACH 4032ZE | ispMACH 4064ZE |
|-------------|-------------|----------------|----------------|
| | | GLB/MC/Pad | GLB/MC/Pad |
| B2 | - | TDI | TDI |
| B1 | 0 | A5 | A8 |
| C2 | 0 | A6 | A10 |
| C1 | 0 | A7 | A11 |
| GND* | 0 | GND (Bank 0) | GND (Bank 0) |
| C3 | 0 | NC | A12 |
| E3 | 0 | VCCO (Bank 0) | VCCO (Bank 0) |
| D1 | 0 | A8 | B15 |
| D2 | 0 | NC | B14 |
| E1 | 0 | A9 | B13 |
| D3 | 0 | A10 | B12 |
| F1 | 0 | A11 | B11 |
| E2 | 0 | NC | B10 |
| G1 | 0 | NC | B9 |
| F2 | 0 | NC | B8 |
| H1 | - | TCK | TCK |
| E4 | - | VCC | VCC |
| GND* | - | GND | GND |
| G2 | 0 | A12 | B6 |
| H2 | 0 | NC | B5 |
| H3 | 0 | A13 | B4 |
| GND* | 0 | NC | GND (Bank 0) |
| F4 | 0 | NC | VCCO (Bank 0) |
| G3 | 0 | A14 | B3 |
| F3 | 0 | NC | B2 |
| H4 | 0 | A15 | B0 |
| G4 | 0 | CLK1/I | CLK1/I |
| H5 | 1 | CLK2/I | CLK2/I |
| F5 | 1 | B0 | C0 |
| G5 | 1 | B1 | C1 |
| G6 | 1 | B2 | C2 |
| H6 | 1 | B3 | C4 |
| F6 | 1 | B4 | C5 |
| H7 | 1 | NC | C6 |
| H8 | - | TMS | TMS |
| G7 | 1 | B5 | C8 |
| F7 | 1 | B6 | C10 |
| G8 | 1 | B7 | C11 |
| GND* | 1 | GND (Bank 0) | GND (Bank 1) |
| F8 | 1 | NC | C12 |
| D6 | 1 | VCCO (Bank 1) | VCCO (Bank 1) |
| E8 | 1 | B8 | D15 |

ispMACH 4064ZE Logic Signal Connections: 64 ucBGA (Cont.)

| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|---------------|
| E7 | 1 | D13 |
| E6 | 1 | D12 |
| D8 | 1 | D11 |
| D7 | 1 | D10 |
| D6 | 1 | D9 |
| C8 | 1 | D8 |
| C7 | - | TDO |
| D5 | - | VCC |
| GND* | - | GND |
| B8 | 1 | D7 |
| A8 | 1 | D6 |
| B7 | 1 | D5 |
| A7 | 1 | D4 |
| GND* | 1 | GND (Bank 1) |
| A6 | 1 | VCCO (Bank 1) |
| B6 | 1 | D3 |
| C6 | 1 | D2 |
| A5 | 1 | D0/GOE1 |
| B5 | 1 | CLK3/I |
| C5 | 0 | CLK0/I |
| A4 | 0 | A0/GOE0 |
| B4 | 0 | A1 |
| C4 | 0 | A2 |
| A3 | 0 | A4 |
| A2 | 0 | A6 |

* All bonded grounds are connected to the following two balls, D4 and E5.

**ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections:
 100 TQFP**

| Pin Number | Bank Number | LC4064ZE | LC4128ZE | LC4256ZE |
|------------|-------------|---------------|---------------|---------------|
| | | GLB/MC/Pad | GLB/MC/Pad | GLB/MC/Pad |
| 1 | - | GND | GND | GND |
| 2 | - | TDI | TDI | TDI |
| 3 | 0 | A8 | B0 | C12 |
| 4 | 0 | A9 | B2 | C10 |
| 5 | 0 | A10 | B4 | C6 |
| 6 | 0 | A11 | B6 | C2 |
| 7 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) |
| 8 | 0 | A12 | B8 | D12 |
| 9 | 0 | A13 | B10 | D10 |
| 10 | 0 | A14 | B12 | D6 |
| 11 | 0 | A15 | B13 | D4 |
| 12* | 0 | I | I | I |
| 13 | 0 | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |
| 14 | 0 | B15 | C14 | E4 |
| 15 | 0 | B14 | C12 | E6 |
| 16 | 0 | B13 | C10 | E10 |
| 17 | 0 | B12 | C8 | E12 |
| 18 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) |
| 19 | 0 | B11 | C6 | F2 |
| 20 | 0 | B10 | C5 | F6 |
| 21 | 0 | B9 | C4 | F10 |
| 22 | 0 | B8 | C2 | F12 |
| 23* | 0 | I | I | I |
| 24 | - | TCK | TCK | TCK |
| 25 | - | VCC | VCC | VCC |
| 26 | - | GND | GND | GND |
| 27* | 0 | I | I | I |
| 28 | 0 | B7 | D13 | G12 |
| 29 | 0 | B6 | D12 | G10 |
| 30 | 0 | B5 | D10 | G6 |
| 31 | 0 | B4 | D8 | G2 |
| 32 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) |
| 33 | 0 | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |
| 34 | 0 | B3 | D6 | H12 |
| 35 | 0 | B2 | D4 | H10 |
| 36 | 0 | B1 | D2 | H6 |
| 37 | 0 | B0 | D0 | H2 |
| 38 | 0 | CLK1/I | CLK1/I | CLK1/I |
| 39 | 1 | CLK2/I | CLK2/I | CLK2/I |
| 40 | - | VCC | VCC | VCC |
| 41 | 1 | C0 | E0 | I2 |

ispMACH 4128ZE Logic Signal Connections: 132 ucBGA

| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|---------------|
| GND* | - | GND |
| A1 | - | TDI |
| B1 | 0 | VCCO (Bank 0) |
| D3 | 0 | B0 |
| C1 | 0 | B1 |
| D2 | 0 | B2 |
| D1 | 0 | B4 |
| E4 | 0 | B5 |
| F3 | 0 | B6 |
| E2 | 0 | GND (Bank 0) |
| E1 | 0 | B8 |
| E3 | 0 | B9 |
| F4 | 0 | B10 |
| G4 | 0 | B12 |
| F2 | 0 | B13 |
| G3 | 0 | B14 |
| H4 | 0 | VCCO (Bank 0) |
| F1 | 0 | C14 |
| G2 | 0 | C13 |
| G1 | 0 | C12 |
| H3 | 0 | C10 |
| J4 | 0 | C9 |
| H1 | 0 | C8 |
| H2 | 0 | GND (Bank 0) |
| J3 | 0 | C6 |
| J1 | 0 | C5 |
| J2 | 0 | C4 |
| K3 | 0 | C2 |
| K2 | 0 | C1 |
| K1 | 0 | C0 |
| L2 | 0 | VCCO (Bank 0) |
| L1 | - | TCK |
| M1 | - | VCC |
| GND* | - | GND |
| L3 | 0 | D14 |
| M2 | 0 | D13 |
| K4 | 0 | D12 |
| M3 | 0 | D10 |
| K5 | 0 | D9 |
| L4 | 0 | D8 |
| M4 | 0 | GND (Bank 0) |
| J5 | 0 | VCCO (Bank 0) |
| L5 | 0 | D6 |

**ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections:
144 csBGA (Cont.)**

| Ball Number | Bank Number | LC4064ZE | LC4128ZE | LC4256ZE |
|-------------|-------------|---------------|---------------|---------------|
| | | GLB/MC/Pad | GLB/MC/Pad | GLB/MC/Pad |
| J12 | 1 | NC Ball | NC Ball | L14 |
| J11 | 1 | NC Ball | NC Ball | L12 |
| H10 | 1 | NC Ball | F8 | L10 |
| H12 | 1 | C12 | F9 | L8 |
| G11 | 1 | C13 | F10 | L6 |
| H11 | 1 | C14 | F12 | L4 |
| G12 | 1 | C15 | F13 | L2 |
| G10* | 1 | I | F14 | L0 |
| G9 | 1 | VCCO (Bank 1) | VCCO (Bank 1) | VCCO (Bank 1) |
| F12 | 1 | D15 | G14 | M0 |
| F11 | 1 | D14 | G13 | M2 |
| E11 | 1 | D13 | G12 | M4 |
| E12 | 1 | D12 | G10 | M6 |
| D10 | 1 | NC Ball | G9 | M8 |
| F10 | 1 | NC Ball | G8 | M10 |
| D12 | 1 | NC Ball | NC Ball | M12 |
| F8 | 1 | GND (Bank 1) | GND (Bank 1) | GND (Bank 1) |
| E10 | 1 | D11 | G6 | N2 |
| D11 | 1 | D10 | G5 | N4 |
| E9 | 1 | D9 | G4 | N6 |
| C12 | 1 | D8 | G2 | N8 |
| C11* | 1 | I | G1 | N10 |
| B12 | 1 | NC Ball | G0 | N12 |
| F9 | 1 | NC Ball | VCCO (Bank 1) | VCCO (Bank 1) |
| B11 | - | TDO | TDO | TDO |
| E8 | - | VCC | VCC | VCC |
| F7 | - | GND | GND | GND |
| A12 | 1 | NC Ball | NC Ball | O14 |
| C10 | 1 | NC Ball | NC Ball | O12 |
| B10 | 1 | NC Ball | H14 | O10 |
| A11* | 1 | I | H13 | O8 |
| D9 | 1 | D7 | H12 | O6 |
| B9 | 1 | D6 | H10 | O4 |
| C9 | 1 | D5 | H9 | O2 |
| A10 | 1 | D4 | H8 | O0 |
| E7 | 1 | GND (Bank 1) | GND (Bank 1) | GND (Bank 1) |
| D8 | 1 | VCCO (Bank 1) | VCCO (Bank 1) | VCCO (Bank 1) |
| A9 | 1 | NC Ball | H6 | P12 |
| B8 | 1 | NC Ball | H5 | P10 |
| C8 | 1 | D3 | H4 | P8 |
| A8 | 1 | D2 | H2 | P6 |
| D7 | 1 | D1 | H1 | P4 |
| B7 | 1 | D0/GOE1 | H0/GOE1 | P2/GOE1 |

Industrial

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|------------------|-------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4032ZE | LC4032ZE-5TN48I | 32 | 1.8 | 5.8 | Lead-Free TQFP | 48 | 32 | I |
| | LC4032ZE-7TN48I | 32 | 1.8 | 7.5 | Lead-Free TQFP | 48 | 32 | I |
| | LC4032ZE-5MN64I | 32 | 1.8 | 5.8 | Lead-Free csBGA | 64 | 32 | I |
| | LC4032ZE-7MN64I | 32 | 1.8 | 7.5 | Lead-Free csBGA | 64 | 32 | I |
| LC4064ZE | LC4064ZE-5TN48I | 64 | 1.8 | 5.8 | Lead-Free TQFP | 48 | 32 | I |
| | LC4064ZE-7TN48I | 64 | 1.8 | 7.5 | Lead-Free TQFP | 48 | 32 | I |
| | LC4064ZE-5TN100I | 64 | 1.8 | 5.8 | Lead-Free TQFP | 100 | 64 | I |
| | LC4064ZE-7TN100I | 64 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | I |
| | LC4064ZE-5MN64I | 64 | 1.8 | 5.8 | Lead-Free csBGA | 64 | 48 | I |
| | LC4064ZE-7MN64I | 64 | 1.8 | 7.5 | Lead-Free csBGA | 64 | 48 | I |
| | LC4064ZE-5UMN64I | 64 | 1.8 | 5.8 | Lead-Free ucBGA | 64 | 48 | I |
| | LC4064ZE-7UMN64I | 64 | 1.8 | 7.5 | Lead-Free ucBGA | 64 | 48 | I |
| | LC4064ZE-5MN144I | 64 | 1.8 | 5.8 | Lead-Free csBGA | 144 | 64 | I |
| LC4064ZE-7MN144I | 64 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 64 | I | |
| LC4128ZE | LC4128ZE-7TN100I | 128 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | I |
| | LC4128ZE-7UMN132I | 128 | 1.8 | 7.5 | Lead-Free ucBGA | 132 | 96 | I |
| | LC4128ZE-7TN144I | 128 | 1.8 | 7.5 | Lead-Free TQFP | 144 | 96 | I |
| | LC4128ZE-7MN144I | 128 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 96 | I |
| LC4256ZE | LC4256ZE-7TN100I | 256 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | I |
| | LC4256ZE-7TN144I | 256 | 1.8 | 7.5 | Lead-Free TQFP | 144 | 96 | I |
| | LC4256ZE-7MN144I | 256 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 108 | I |

1. Contact factory for product availability.

For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the ispMACH 4000ZE family:

- TN1168, [ispMACH 4000ZE Timing Model Design and Usage Guidelines](#)
- TN1174, [Advanced Features of the ispMACH 4000ZE Family](#)
- TN1187, [Power Estimation in ispMACH 4000ZE Devices](#)
- [Package Diagrams](#)

Technical Support Assistance

Hotline: 1-800-LATTICE (North America)
 +1-503-268-8001 (Outside North America)

e-mail: techsupport@latticesemi.com

Internet: www.latticesemi.com