

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| Product Status | Active |
|---------------------------------|---|
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 7.5 ns |
| Voltage Supply - Internal | 1.7V ~ 1.9V |
| Number of Logic Elements/Blocks | 8 |
| Number of Macrocells | 128 |
| Number of Gates | - |
| Number of I/O | 96 |
| Operating Temperature | -40°C ~ 105°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4128ze-7tn144i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The I/Os in the ispMACH 4000ZE are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to a V_{CCO} of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.


Architecture

There are a total of two GLBs in the ispMACH 4032ZE, increasing to 16 GLBs in the ispMACH 4256ZE. Each GLB has 36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associated I/O cells in the I/O block.

Generic Logic Block

The ispMACH 4000ZE GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decoupled from macrocells through the ORP. Figure 2 illustrates the GLB.

Figure 2. Generic Logic Block



AND Array

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.



Product Term Allocator

The product term allocator assigns product terms from a cluster to either logic or control applications as required by the design being implemented. Product terms that are used as logic are steered into a 5-input OR gate associated with the cluster. Product terms that used for control are steered either to the macrocell or I/O cell associated with the cluster. Table 2 shows the available functions for each of the five product terms in the cluster.

| Product Term | Logic | Control |
|----------------|----------|---|
| PT <i>n</i> | Logic PT | Single PT for XOR/OR |
| PT <i>n</i> +1 | Logic PT | Individual Clock (PT Clock) |
| PT <i>n</i> +2 | Logic PT | Individual Initialization or Individual Clock Enable (PT Initialization/CE) |
| PT <i>n</i> +3 | Logic PT | Individual Initialization (PT Initialization) |
| PT <i>n</i> +4 | Logic PT | Individual OE (PTOE) |

Cluster Allocator

The cluster allocator allows clusters to be steered to neighboring macrocells, thus allowing the creation of functions with more product terms. Table 3 shows which clusters can be steered to which macrocells. Used in this manner, the cluster allocator can be used to form functions of up to 20 product terms. Additionally, the cluster allocator accepts inputs from the wide steering logic. Using these inputs, functions up to 80 product terms can be created.

| Macrocell | Available Clusters | | | | | |
|-----------|--------------------|-----|-----|-----|--|--|
| MO | — | C0 | C1 | C2 | | |
| M1 | C0 | C1 | C2 | C3 | | |
| M2 | C1 | C2 | C3 | C4 | | |
| M3 | C2 | C3 | C4 | C5 | | |
| M4 | C3 | C4 | C5 | C6 | | |
| M5 | C4 | C5 | C6 | C7 | | |
| M6 | C5 | C6 | C7 | C8 | | |
| M7 | C6 | C7 | C8 | C9 | | |
| M8 | C7 | C8 | C9 | C10 | | |
| M9 | C8 | C9 | C10 | C11 | | |
| M10 | C9 | C10 | C11 | C12 | | |
| M11 | C10 | C11 | C12 | C13 | | |
| M12 | C11 | C12 | C13 | C14 | | |
| M13 | C12 | C13 | C14 | C15 | | |
| M14 | C13 | C14 | C15 | — | | |
| M15 | C14 | C15 | _ | _ | | |

Table 3. Available Clusters for Each Macrocell

Wide Steering Logic

The wide steering logic allows the output of the cluster allocator n to be connected to the input of the cluster allocator n+4. Thus, cluster chains can be formed with up to 80 product terms, supporting wide product term functions and allowing performance to be increased through a single GLB implementation. Table 4 shows the product term chains.



- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

Initialization Control


The ispMACH 4000ZE family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be "stolen" from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

GLB Clock Generator

Each ispMACH 4000ZE device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

Figure 6. GLB Clock Generator





The block-level OE PT of each GLB is also tied to Block Input Enable (BIE) of that block. Hence, for a 256-macrocell device (with 16 blocks), each block's BIE signal is driven by block-level OE PT from each block.







Figure 12. Global OE Generation for ispMACH 4032ZE



On-Chip Oscillator and Timer

An internal oscillator is provided for use in miscellaneous housekeeping functions such as watchdog heartbeats, digital de-glitch circuits and control state machines. The oscillator is disabled by default to save power. Figure 13 shows the block diagram of the oscillator and timer block.



Table 12. OSC and TIMER MC Designation

| Device | Macrocell | Block Number | MC Number |
|----------------|-----------|--------------|-----------|
| ispMACH 4032ZE | OSC MC | A | 15 |
| | TIMER MC | B | 15 |
| ispMACH 4064ZE | OSC MC | A | 15 |
| | TIMER MC | D | 15 |
| ispMACH 4128ZE | OSC MC | A | 15 |
| | TIMER MC | G | 15 |
| ispMACH 4256ZE | OSC MC | C | 15 |
| | TIMER MC | F | 15 |

Zero Power/Low Power and Power Management

The ispMACH 4000ZE family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E² low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000ZE family offers fast pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000ZE is based on the 1.8V ispMACH 4000Z family. With innovative circuit design changes, the ispMACH 4000ZE family is able to achieve the industry's lowest static power.

IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000ZE devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000ZE family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM[™] System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000ZE devices provide In-System Programming (ISP[™]) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, welldefined interface. All ispMACH 4000ZE devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000ZE devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000ZE devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common auto-



ispMACH 4000ZE Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

| | | | LC40 | 32ZE | LC40 | 64ZE | |
|--------------|---|---|------|------|------|------|-------|
| | | | - | 4 | - | 4 | |
| Parameter | Description | | Min. | Max. | Min. | Max. | Units |
| LVCMOS15_out | Output Configured as 1.5V Buffer | t _{EN} , t _{DIS} , t _{BUF} | _ | 0.20 | _ | 0.20 | ns |
| LVCMOS18_out | Output Configured as 1.8V Buffer | t _{EN} , t _{DIS} , t _{BUF} | — | 0.00 | _ | 0.00 | ns |
| LVCMOS25_out | Output Configured as 2.5V Buffer | t _{EN} , t _{DIS} , t _{BUF} | _ | 0.10 | — | 0.10 | ns |
| LVCMOS33_out | Output Configured as 3.3V Buffer | t _{EN} , t _{DIS} , t _{BUF} | _ | 0.20 | — | 0.20 | ns |
| PCI_out | Output Configured as PCI Compati- ble Buffer | t _{EN} , t _{DIS} , t _{BUF} | _ | 0.20 | _ | 0.20 | ns |
| Slow Slew | Output Configured for Slow Slew Rate | t _{EN} , t _{BUF} | _ | 1.00 | _ | 1.00 | ns |

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details. Timing v.0.8



ispMACH 4000ZE Internal Timing Parameters (Cont.)

| | | | All De | evices | | |
|----------------------|---|------|----------|--------|------|-------|
| | | - | 5 | - | -7 | |
| Parameter | Description | | Max. | Min. | Max. | Units |
| In/Out Delays | | | | | | |
| t _{IN} | Input Buffer Delay | — | 1.05 | — | 1.90 | ns |
| t _{GCLK_IN} | Global Clock Input Buffer Delay | _ | 1.95 | — | 2.15 | ns |
| t _{GOE} | Global OE Pin Delay | | 3.00 | — | 4.30 | ns |
| t _{BUF} | Delay through Output Buffer | _ | 1.10 | — | 1.30 | ns |
| t _{EN} | Output Enable Time | | 2.50 | — | 2.70 | ns |
| t _{DIS} | Output Disable Time | | 2.50 | — | 2.70 | ns |
| t _{PGSU} | Input Power Guard Setup Time | _ | 4.30 | — | 5.60 | ns |
| t _{PGH} | Input Power Guard Hold Time | | 0.00 | — | 0.00 | ns |
| t _{PGPW} | Input Power Guard BIE Minimum Pulse Width | _ | 6.00 | — — | 8.00 | ns |
| t _{PGRT} | Input Power Guard Recovery Time Following BIE Dis- sertation | _ | 5.00 | — | 7.00 | ns |
| Routing Delays | | | | | | 1 |
| t _{ROUTE} | Delay through GRP | _ | 2.25 | — | 2.50 | ns |
| t _{PDi} | Macrocell Propagation Delay | _ | 0.45 | — | 0.50 | ns |
| t _{MCELL} | Macrocell Delay | _ | 0.65 | _ | 1.00 | ns |
| t _{INREG} | Input Buffer to Macrocell Register Delay | _ | 1.00 | — | 1.00 | ns |
| t _{FBK} | Internal Feedback Delay | _ | 0.75 | _ | 0.30 | ns |
| t _{ORP} | Output Routing Pool Delay | _ | 0.30 | _ | 0.30 | ns |
| Register/Latch | | | | | | |
| t _S | D-Register Setup Time (Global Clock) | 0.90 | _ | 1.25 | | ns |
| t _{S_PT} | D-Register Setup Time (Product Term Clock) | 2.00 | _ | 2.35 | | ns |
| t _H | D-Register Hold Time | 2.00 | _ | 3.25 | | ns |
| t _{ST} | T-Register Setup Time (Global Clock) | 1.10 | <u> </u> | 1.45 | | ns |
| t _{ST_PT} | T-register Setup Time (Product Term Clock) | 2.20 | <u> </u> | 2.65 | | ns |
| t _{HT} | T-Resister Hold Time | 2.00 | <u> </u> | 3.25 | | ns |
| t _{SIR} | D-Input Register Setup Time (Global Clock) | 1.20 | _ | 0.65 | | ns |
| t _{SIR_PT} | D-Input Register Setup Time (Product Term Clock) | 1.45 | <u> </u> | 1.45 | | ns |
| t _{HIR} | D-Input Register Hold Time (Global Clock) | 1.40 | <u> </u> | 2.05 | | ns |
| t _{HIR_PT} | D-Input Register Hold Time (Product Term Clock) | 1.10 | _ | 1.20 | | ns |
| t _{COi} | Register Clock to Output/Feedback MUX Time | _ | 0.45 | _ | 0.75 | ns |
| t _{CES} | Clock Enable Setup Time | 2.00 | _ | 2.00 | _ | ns |
| t _{CEH} | Clock Enable Hold Time | 0.00 | | 0.00 | _ | ns |
| t _{SL} | Latch Setup Time (Global Clock) | 0.90 | | 1.55 | | ns |
| t _{SL_PT} | Latch Setup Time (Product Term Clock) | 2.00 | | 2.05 | | ns |
| t _{HL} | Latch Hold Time | 2.00 | | 1.17 | | ns |
| | Latch Gate to Output/Feedback MUX Time | | 0.35 | | 0.33 | ns |
| t _{GOi} | Propagation Delay through Transparent Latch to Output/ | | | | | |
| t _{PDLi} | Feedback MUX | | 0.25 | | 0.25 | ns |
| t _{SRi} | Asynchronous Reset or Set to Output/Feedback MUX Delay | _ | 0.95 | — | 0.28 | ns |



Boundary Scan Waveforms and Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|---------------------|--|------|------|-------|
| t _{BTCP} | TCK [BSCAN test] clock cycle | 40 | — | ns |
| t _{BTCH} | TCK [BSCAN test] pulse width high | 20 | — | ns |
| t _{BTCL} | TCK [BSCAN test] pulse width low | 20 | — | ns |
| t _{BTSU} | TCK [BSCAN test] setup time | 8 | — | ns |
| t _{BTH} | TCK [BSCAN test] hold time | 10 | — | ns |
| t _{BRF} | TCK [BSCAN test] rise and fall time | 50 | — | mV/ns |
| t _{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| t _{BTOZ} | TAP controller falling edge of clock to data output disable | — | 10 | ns |
| t _{BTVO} | TAP controller falling edge of clock to data output enable | — | 10 | ns |
| t _{BTCPSU} | BSCAN test Capture register setup time | 8 | — | ns |
| t _{BTCPH} | BSCAN test Capture register hold time | 10 | — | ns |
| t _{BTUCO} | BSCAN test Update reg, falling edge of clock to valid output | — | 25 | ns |
| t _{BTUOZ} | BSCAN test Update reg, falling edge of clock to output disable | — | 25 | ns |
| t _{BTUOV} | BSCAN test Update reg, falling edge of clock to output enable | — | 25 | ns |



Signal Descriptions

| Signal Names | Desci | ription | | | | | |
|---------------------------------------|--|---|--|--|--|--|--|
| TMS | Input – This pin is the IEEE 1149.1 Test M the state machine. | Input – This pin is the IEEE 1149.1 Test Mode Select input, which is used to control the state machine. | | | | | |
| тск | Input – This pin is the IEEE 1149.1 Test C state machine. | lock input pin, used to clock through the | | | | | |
| TDI | Input – This pin is the IEEE 1149.1 Test D | ata In pin, used to load data. | | | | | |
| TDO | Output – This pin is the IEEE 1149.1 Test | Data Out pin used to shift data out. | | | | | |
| GOE0/IO, GOE1/IO | These pins are configured to be either Glo pins. | These pins are configured to be either Global Output Enable Input or as general I/O pins. | | | | | |
| GND | Ground | | | | | | |
| NC | Not Connected | | | | | | |
| V _{CC} | The power supply pins for logic core and J | ITAG port. | | | | | |
| CLK0/I, CLK1/I, CLK2/I, CLK3/I | These pins are configured to be either CLI | K input or as an input. | | | | | |
| V _{CCO0} , V _{CCO1} | The power supply pins for each I/O bank. | | | | | | |
| | Input/Output ¹ – These are the general purpose I/O used by the logic array. y is reference (alpha) and z is macrocell reference (numeric). z: 0-15. | | | | | | |
| | ispMACH 4032ZE | y: A-B | | | | | |
| yzz | ispMACH 4064ZE | y: A-D | | | | | |
| | ispMACH 4128ZE | y: A-H | | | | | |
| | ispMACH 4256ZE | y: A-P | | | | | |

1. In some packages, certain I/Os are only available for use as inputs. See the Logic Signal Connections tables for details.

ORP Reference Table

| | 4032ZE | | 4064ZE | | 412 | 8ZE | | 4256ZE | |
|--|--------|----|--------------------------------|----|-----|-----|----|--------|-----------------------|
| Number of I/Os | 32 | 32 | 48 | 64 | 64 | 96 | 64 | 96 | 108 |
| Number of GLBs | 2 | 4 | 4 | 4 | 8 | 8 | 16 | 16 | 16 |
| Number of I/Os per GLB | 16 | 8 | Mixture of 9, 10, 14, 15 | 16 | 8 | 12 | 4 | 6 | Mixture of 6, 7, 8 |
| Reference ORP Table (I/Os per GLB) | 16 | 8 | 9, 10, 14, 15 | 16 | 8 | 12 | 4 | 6 | 6, 7, 8 |



ispMACH 4000ZE Power Supply and NC Connections¹

| Signal | 48 TQFP ² | 64 csBGA ^{3, 4} | 64 ucBGA ^{3, 4} | 100 TQFP ² |
|------------------------|----------------------|--|--------------------------|-----------------------|
| VCC | 12, 36 | E4, D5 | E4, D5 | 25, 40, 75, 90 |
| VCCO0 VCCO (Bank 0) | 6 | 4032ZE: E3 4064ZE: E3, F4 | C3, F3 | 13, 33, 95 |
| VCCO1 VCCO (Bank 1) | 30 | 4032ZE: D6 4064ZE: D6, C6 | F6, A6 | 45, 63, 83 |
| GND | 13, 37 | D4, E5 | D4, D5 | 1, 26, 51, 76 |
| GND (Bank 0) | 5 | D4, E5 | D4, D5 | 7, 18, 32, 96 |
| GND (Bank 1) | 29 | D4, E5 | D4, D5 | 46, 57, 68, 82 |
| NC | — | — | — | — |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

4. All bonded grounds are connected to the following two balls, D4 and E5.



ispMACH 4000ZE Power Supply and NC Connections¹ (Cont.)

| Signal | 132 ucBGA ³ | 144 csBGA ³ | 144 TQFP ² |
|------------------------|------------------------|--|--|
| VCC | M1, M7, A12, B5 | H5, H8, E8, E5 | 36, 57, 108, 129 |
| VCCO0 VCCO (Bank 0) | B1, H4, L2, J5, A4 | E4, F4, G4, J5, D5 | 3, 19, 34, 47, 136 |
| VCCO1 VCCO (Bank 1) | K9, L12, F12, D9, C7 | J8, H9, G9, F9, D8 | 64, 75, 91, 106, 119 |
| GND | E5, E8, H5, H8 | F6, G6, G7, F7 | 1, 37, 73, 109 |
| GND (Bank 0) | E2, H2, M4, B7, B3 | G5, H4, H6, E6, F5 | 10, 18 ⁴ , 27, 46, 127, 137 |
| GND (Bank 1) | L7, J9, H12, E9, A9 | H7, J9, G8, F8, E7 | 55, 65, 82, 90 ⁴ , 99, 118 |
| NC | | 4064ZE: E4, B2, B1, D2, D3, E1, H1, H3, H2, L1, G4, M1, K3, M2, M4, L5, H7, L8, M8, L10, K9, M11, H9, L12, L11, J12, J11, H10, D10, F10, D12, B12, F9, A12, C10, B10, A9, B8, E6, B5, A5, C4, B3, A2 4128ZE: D2, D3, H2, M1, K3, M11, J12, J11, D12, A12, C10, A2 | |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.

2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.

3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

4. For the LC4256ZE, pins 18 and 90 are no connects.



ispMACH 4032ZE and 4064ZE Logic Signal Connections: 48 TQFP

| | | ispMACH 4032ZE | ispMACH 4064ZE |
|------------|-------------|----------------|----------------|
| Pin Number | Bank Number | GLB/MC/Pad | GLB/MC/Pad |
| 1 | - | TDI | TDI |
| 2 | 0 | A5 | A8 |
| 3 | 0 | A6 | A10 |
| 4 | 0 | A7 | A11 |
| 5 | 0 | GND (Bank 0) | GND (Bank 0) |
| 6 | 0 | VCCO (Bank 0) | VCCO (Bank 0) |
| 7 | 0 | A8 | B15 |
| 8 | 0 | A9 | B12 |
| 9 | 0 | A10 | B10 |
| 10 | 0 | A11 | B8 |
| 11 | - | ТСК | TCK |
| 12 | - | VCC | VCC |
| 13 | - | GND | GND |
| 14 | 0 | A12 | B6 |
| 15 | 0 | A13 | B4 |
| 16 | 0 | A14 | B2 |
| 17 | 0 | A15 | B0 |
| 18 | 0 | CLK1/I | CLK1/I |
| 19 | 1 | CLK2/I | CLK2/I |
| 20 | 1 | B0 | CO |
| 21 | 1 | B1 | C1 |
| 22 | 1 | B2 | C2 |
| 23 | 1 | B3 | C4 |
| 24 | 1 | B4 | C6 |
| 25 | - | TMS | TMS |
| 26 | 1 | B5 | C8 |
| 27 | 1 | B6 | C10 |
| 28 | 1 | B7 | C11 |
| 29 | 1 | GND (Bank 1) | GND (Bank 1) |
| 30 | 1 | VCCO (Bank 1) | VCCO (Bank 1) |
| 31 | 1 | B8 | D15 |
| 32 | 1 | B9 | D12 |
| 33 | 1 | B10 | D10 |
| 34 | 1 | B11 | D8 |
| 35 | - | TDO | TDO |
| 36 | - | VCC | VCC |
| 37 | - | GND | GND |
| 38 | 1 | B12 | D6 |
| 39 | 1 | B13 | D4 |
| 40 | 1 | B14 | D2 |
| 41 | 1 | B15/GOE1 | D0/GOE1 |
| 42 | 1 | CLK3/I | CLK3/I |



ispMACH 4032ZE and 4064ZE Logic Signal Connections: 48 TQFP (Cont.)

| | | ispMACH 4032ZE | ispMACH 4064ZE |
|------------|-------------|----------------|----------------|
| Pin Number | Bank Number | GLB/MC/Pad | GLB/MC/Pad |
| 43 | 0 | CLK0/I | CLK0/I |
| 44 | 0 | A0/GOE0 | A0/GOE0 |
| 45 | 0 | A1 | A1 |
| 46 | 0 | A2 | A2 |
| 47 | 0 | A3 | A4 |
| 48 | 0 | A4 | A6 |



ispMACH 4032ZE and 4064ZE Logic Signal Connections: 64 csBGA

| | | ispMACH 4032ZE | ispMACH 4064ZE |
|-------------|-------------|----------------|----------------|
| Ball Number | Bank Number | GLB/MC/Pad | GLB/MC/Pad |
| B2 | - | TDI | TDI |
| B1 | 0 | A5 | A8 |
| C2 | 0 | A6 | A10 |
| C1 | 0 | A7 | A11 |
| GND* | 0 | GND (Bank 0) | GND (Bank 0) |
| C3 | 0 | NC | A12 |
| E3 | 0 | VCCO (Bank 0) | VCCO (Bank 0) |
| D1 | 0 | A8 | B15 |
| D2 | 0 | NC | B14 |
| E1 | 0 | A9 | B13 |
| D3 | 0 | A10 | B12 |
| F1 | 0 | A11 | B11 |
| E2 | 0 | NC | B10 |
| G1 | 0 | NC | B9 |
| F2 | 0 | NC | B8 |
| H1 | - | ТСК | TCK |
| E4 | - | VCC | VCC |
| GND* | - | GND | GND |
| G2 | 0 | A12 | B6 |
| H2 | 0 | NC | B5 |
| H3 | 0 | A13 | B4 |
| GND* | 0 | NC | GND (Bank 0) |
| F4 | 0 | NC | VCCO (Bank 0) |
| G3 | 0 | A14 | B3 |
| F3 | 0 | NC | B2 |
| H4 | 0 | A15 | B0 |
| G4 | 0 | CLK1/I | CLK1/I |
| H5 | 1 | CLK2/I | CLK2/I |
| F5 | 1 | B0 | CO |
| G5 | 1 | B1 | C1 |
| G6 | 1 | B2 | C2 |
| H6 | 1 | B3 | C4 |
| F6 | 1 | B4 | C5 |
| H7 | 1 | NC | C6 |
| H8 | - | TMS | TMS |
| G7 | 1 | B5 | C8 |
| F7 | 1 | B6 | C10 |
| G8 | 1 | B7 | C11 |
| GND* | 1 | GND (Bank 0) | GND (Bank 1) |
| F8 | 1 | NC | C12 |
| D6 | 1 | VCCO (Bank 1) | VCCO (Bank 1) |
| E8 | 1 | B8 | D15 |



ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections: 100 TQFP

| Pin | Bank | LC4064ZE | LC4128ZE | LC4256ZE |
|--------|--------|---------------|---------------|---------------|
| Number | Number | GLB/MC/Pad | GLB/MC/Pad | GLB/MC/Pad |
| 1 | - | GND | GND | GND |
| 2 | - | TDI | TDI | TDI |
| 3 | 0 | A8 | B0 | C12 |
| 4 | 0 | A9 | B2 | C10 |
| 5 | 0 | A10 | B4 | C6 |
| 6 | 0 | A11 | B6 | C2 |
| 7 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) |
| 8 | 0 | A12 | B8 | D12 |
| 9 | 0 | A13 | B10 | D10 |
| 10 | 0 | A14 | B12 | D6 |
| 11 | 0 | A15 | B13 | D4 |
| 12* | 0 | | I | I |
| 13 | 0 | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |
| 14 | 0 | B15 | C14 | E4 |
| 15 | 0 | B14 | C12 | E6 |
| 16 | 0 | B13 | C10 | E10 |
| 17 | 0 | B12 | C8 | E12 |
| 18 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) |
| 19 | 0 | B11 | C6 | F2 |
| 20 | 0 | B10 | C5 | F6 |
| 21 | 0 | B9 | C4 | F10 |
| 22 | 0 | B8 | C2 | F12 |
| 23* | 0 | | I | I |
| 24 | - | TCK | ТСК | ТСК |
| 25 | - | VCC | VCC | VCC |
| 26 | - | GND | GND | GND |
| 27* | 0 | | I | |
| 28 | 0 | B7 | D13 | G12 |
| 29 | 0 | B6 | D12 | G10 |
| 30 | 0 | B5 | D10 | G6 |
| 31 | 0 | B4 | D8 | G2 |
| 32 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) |
| 33 | 0 | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |
| 34 | 0 | B3 | D6 | H12 |
| 35 | 0 | B2 | D4 | H10 |
| 36 | 0 | B1 | D2 | H6 |
| 37 | 0 | B0 | D0 | H2 |
| 38 | 0 | CLK1/I | CLK1/I | CLK1/I |
| 39 | 1 | CLK2/I | CLK2/I | CLK2/I |
| 40 | - | VCC | VCC | VCC |
| 41 | 1 | CO | E0 | 12 |



ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections: 100 TQFP (Cont.)

| Pin | n Bank | LC4064ZE | LC4128ZE | LC4256ZE | |
|--------|--------|---------------|---------------|---------------|--|
| Number | Number | GLB/MC/Pad | GLB/MC/Pad | GLB/MC/Pad | |
| 83 | 1 | VCCO (Bank 1) | VCCO (Bank 1) | VCCO (Bank 1) | |
| 84 | 1 | D3 | H6 | P12 | |
| 85 | 1 | D2 | H4 | P10 | |
| 86 | 1 | D1 | H2 | P6 | |
| 87 | 1 | D0/GOE1 | H0/GOE1 | P2/GOE1 | |
| 88 | 1 | CLK3/I | CLK3/I | CLK3/I | |
| 89 | 0 | CLK0/I | CLK0/I | CLK0/I | |
| 90 | - | VCC | VCC | VCC | |
| 91 | 0 | A0/GOE0 | A0/GOE0 | A2/GOE0 | |
| 92 | 0 | A1 | A2 | A6 | |
| 93 | 0 | A2 | A4 | A10 | |
| 94 | 0 | A3 | A6 | A12 | |
| 95 | 0 | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) | |
| 96 | 0 | GND (Bank 0) | GND (Bank 0) | GND (Bank 0) | |
| 97 | 0 | A4 | A8 | B2 | |
| 98 | 0 | A5 | A10 | B6 | |
| 99 | 0 | A6 | A12 | B10 | |
| 100 | 0 | A7 | A14 | B12 | |

* This pin is input only.



ispMACH 4128ZE Logic Signal Connections: 132 ucBGA (Cont.)

| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|---------------|
| M5 | 0 | D5 |
| J6 | 0 | D4 |
| K6 | 0 | D2 |
| L6 | 0 | D1 |
| M6 | 0 | D0 |
| K7 | 0 | CLK1/I |
| L7 | 1 | GND (Bank 1) |
| J7 | 1 | CLK2/I |
| M7 | - | VCC |
| K8 | 1 | E0 |
| L8 | 1 | E1 |
| M8 | 1 | E2 |
| J8 | 1 | E4 |
| L9 | 1 | E5 |
| M9 | 1 | E6 |
| K9 | 1 | VCCO (Bank 1) |
| J9 | 1 | GND (Bank 1) |
| L10 | 1 | E8 |
| K10 | 1 | E9 |
| M10 | 1 | E10 |
| L11 | 1 | E12 |
| K12 | 1 | E13 |
| M11 | 1 | E14 |
| GND* | - | GND |
| M12 | - | TMS |
| L12 | 1 | VCCO (Bank 1) |
| K11 | 1 | F0 |
| J10 | 1 | F1 |
| H9 | 1 | F2 |
| J12 | 1 | F4 |
| J11 | 1 | F5 |
| H10 | 1 | F6 |
| H12 | 1 | GND (Bank 1) |
| G9 | 1 | F8 |
| H11 | 1 | F9 |
| F9 | 1 | F10 |
| G12 | 1 | F12 |
| G11 | 1 | F13 |
| G10 | 1 | F14 |
| F12 | 1 | VCCO (Bank 1) |
| F10 | 1 | G14 |
| F11 | 1 | G13 |
| E11 | 1 | G12 |
| E10 | 1 | G10 |



ispMACH 4128ZE and 4256ZE Logic Signal Connections: 144 TQFP (Cont.)

| | | LC4128ZE | LC4256ZE |
|------------|-------------|---------------|---------------|
| Pin Number | Bank Number | GLB/MC/Pad | GLB/MC/Pad |
| 86 | 1 | F12 | L8 |
| 87 | 1 | F13 | L6 |
| 88 | 1 | F14 | L4 |
| 89* | 1 | NC | I |
| 90 | 1 | GND (Bank 1) | NC |
| 91 | 1 | VCCO (Bank 1) | VCCO (Bank 1) |
| 92* | 1 | NC | I |
| 93 | 1 | G14 | M2 |
| 94 | 1 | G13 | M4 |
| 95 | 1 | G12 | M6 |
| 96 | 1 | G10 | M8 |
| 97 | 1 | G9 | M10 |
| 98 | 1 | G8 | M12 |
| 99 | 1 | GND (Bank 1) | GND (Bank 1) |
| 100 | 1 | G6 | N2 |
| 101 | 1 | G5 | N4 |
| 102 | 1 | G4 | N6 |
| 103 | 1 | G2 | N8 |
| 104 | 1 | G1 | N10 |
| 105 | 1 | G0 | N12 |
| 106 | 1 | VCCO (Bank 1) | VCCO (Bank 1) |
| 107 | - | TDO | TDO |
| 108 | - | VCC | VCC |
| 109 | - | GND | GND |
| 110* | 1 | NC | I |
| 111 | 1 | H14 | O12 |
| 112 | 1 | H13 | O10 |
| 113 | 1 | H12 | O8 |
| 114 | 1 | H10 | O6 |
| 115 | 1 | H9 | 04 |
| 116 | 1 | H8 | 02 |
| 117* | 1 | NC | I |
| 118 | 1 | GND (Bank 1) | GND (Bank 1) |
| 119 | 1 | VCCO (Bank 1) | VCCO (Bank 1) |
| 120 | 1 | H6 | P12 |
| 121 | 1 | H5 | P10 |
| 122 | 1 | H4 | P8 |
| 123 | 1 | H2 | P6 |
| 124 | 1 | H1 | P4 |
| 125 | 1 | H0/GOE1 | P2/GOE1 |
| 126 | 1 | CLK3/I | CLK3/I |
| 127 | 0 | GND (Bank 0) | GND (Bank 0) |
| 128 | 0 | CLK0/I | CLK0/I |



ispMACH 4128ZE and 4256ZE Logic Signal Connections: 144 TQFP (Cont.)

| | | LC4128ZE | LC4256ZE |
|------------|-------------|---------------|--------------|
| Pin Number | Bank Number | GLB/MC/Pad | GLB/MC/Pad |
| 129 | - | VCC | VCC |
| 130 | 0 | A0/GOE0 | A2/GOE0 |
| 131 | 0 | A1 | A4 |
| 132 | 0 | A2 | A6 |
| 133 | 0 | A4 | A8 |
| 134 | 0 | A5 | A10 |
| 135 | 0 | A6 | A12 |
| 136 | 0 | VCCO (Bank 0) | VCCO (Bank 0 |
| 137 | 0 | GND (Bank 0) | GND (Bank 0) |
| 138 | 0 | A8 | B2 |
| 139 | 0 | A9 | B4 |
| 140 | 0 | A10 | B6 |
| 141 | 0 | A12 | B8 |
| 142 | 0 | A13 | B10 |
| 143 | 0 | A14 | B12 |
| 144* | 0 | NC | I |

* This pin is input only for the LC4256ZE.



Figure 20. Mark Format for 64 ucBGA and 132 ucBGA Packages

| LC4064ZE 4UN-5I Datecode | LC4128ZE 7UN Datecode |
|--------------------------------|-----------------------------|
| Dual Mark | Single Mar |

Lead-Free Packaging

Commercial

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|-----------------|-------------------|-----|-------|
| | LC4032ZE-4TN48C | 32 | 1.8 | 4.4 | Lead-Free TQFP | 48 | 32 | С |
| | LC4032ZE-5TN48C | 32 | 1.8 | 5.8 | Lead-Free TQFP | 48 | 32 | С |
| LC4032ZE | LC4032ZE-7TN48C | 32 | 1.8 | 7.5 | Lead-Free TQFP | 48 | 32 | С |
| LU4U3ZZE | LC4032ZE-4MN64C | 32 | 1.8 | 4.4 | Lead-Free csBGA | 64 | 32 | С |
| | LC4032ZE-5MN64C | 32 | 1.8 | 5.8 | Lead-Free csBGA | 64 | 32 | С |
| | LC4032ZE-7MN64C | 32 | 1.8 | 7.5 | Lead-Free csBGA | 64 | 32 | С |
| | LC4064ZE-4TN48C | 64 | 1.8 | 4.7 | Lead-Free TQFP | 48 | 32 | С |
| | LC4064ZE-5TN48C | 64 | 1.8 | 5.8 | Lead-Free TQFP | 48 | 32 | С |
| | LC4064ZE-7TN48C | 64 | 1.8 | 7.5 | Lead-Free TQFP | 48 | 32 | С |
| | LC4064ZE-4TN100C | 64 | 1.8 | 4.7 | Lead-Free TQFP | 100 | 64 | С |
| | LC4064ZE-5TN100C | 64 | 1.8 | 5.8 | Lead-Free TQFP | 100 | 64 | С |
| LC4064ZE | LC4064ZE-7TN100C | 64 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | С |
| LC4004ZE | LC4064ZE-4MN64C | 64 | 1.8 | 4.7 | Lead-Free csBGA | 64 | 48 | С |
| | LC4064ZE-5MN64C | 64 | 1.8 | 5.8 | Lead-Free csBGA | 64 | 48 | С |
| | LC4064ZE-7MN64C | 64 | 1.8 | 7.5 | Lead-Free csBGA | 64 | 48 | С |
| | LC4064ZE-4MN144C | 64 | 1.8 | 4.7 | Lead-Free csBGA | 144 | 64 | С |
| | LC4064ZE-5MN144C | 64 | 1.8 | 5.8 | Lead-Free csBGA | 144 | 64 | С |
| | LC4064ZE-7MN144C | 64 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 64 | С |
| | LC4128ZE-5TN100C | 128 | 1.8 | 5.8 | Lead-Free TQFP | 100 | 64 | С |
| | LC4128ZE-7TN100C | 128 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | С |
| | LC4128ZE-5TN144C | 128 | 1.8 | 5.8 | Lead-Free TQFP | 144 | 96 | С |
| LC4128ZE | LC4128ZE-7TN144C | 128 | 1.8 | 7.5 | Lead-Free TQFP | 144 | 96 | С |
| LU4120ZE | LC4128ZE-5UMN132C | 128 | 1.8 | 5.8 | Lead-Free ucBGA | 132 | 96 | С |
| | LC4128ZE-7UMN132C | 128 | 1.8 | 7.5 | Lead-Free ucBGA | 132 | 96 | С |
| | LC4128ZE-5MN144C | 128 | 1.8 | 5.8 | Lead-Free csBGA | 144 | 96 | С |
| | LC4128ZE-7MN144C | 128 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 96 | С |
| | LC4256ZE-5TN100C | 256 | 1.8 | 5.8 | Lead-Free TQFP | 100 | 64 | С |
| | LC4256ZE-7TN100C | 256 | 1.8 | 7.5 | Lead-Free TQFP | 100 | 64 | С |
| LC4256ZE | LC4256ZE-5TN144C | 256 | 1.8 | 5.8 | Lead-Free TQFP | 144 | 96 | С |
| LU4200ZE | LC4256ZE-7TN144C | 256 | 1.8 | 7.5 | Lead-Free TQFP | 144 | 96 | С |
| | LC4256ZE-5MN144C | 256 | 1.8 | 5.8 | Lead-Free csBGA | 144 | 108 | С |
| | LC4256ZE-7MN144C | 256 | 1.8 | 7.5 | Lead-Free csBGA | 144 | 108 | С |