

Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

#### Details


| Product Status                  | Active  |
|---------------------------------|---|
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 7.5 ns  |
| Voltage Supply - Internal       | 1.7V ~ 1.9V   |
| Number of Logic Elements/Blocks | 16  |
| Number of Macrocells            | 256   |
| Number of Gates                 | -   |
| Number of I/O                   | 108   |
| Operating Temperature           | -40°C ~ 105°C (TJ)  |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 144-TFBGA, CSPBGA   |
| Supplier Device Package         | 144-CSBGA (7x7)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256ze-7mn144i |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 3. AND Array



## **Enhanced Logic Allocator**


Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the ispMACH 4000ZE family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide two speed paths: 20-PT Speed Locking path and an up to 80-PT path. The availability of these two paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the ispMACH 4000ZE family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

#### Figure 4. Macrocell Slice





- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

#### **Clock Enable Multiplexer**

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

#### **Initialization Control**

The ispMACH 4000ZE family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be "stolen" from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### **GLB Clock Generator**

Each ispMACH 4000ZE device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

#### Figure 6. GLB Clock Generator







Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the  $V_{CCO}$  supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the  $V_{CCO}$  supplied to its I/O bank. The I/O standards supported are:

| • LVTTL                        | <ul> <li>LVCMOS 1.8</li> </ul>          |
|--------------------------------|---|
| <ul> <li>LVCMOS 3.3</li> </ul> | <ul> <li>LVCMOS 1.5</li> </ul>          |
| <ul> <li>LVCMOS 2.5</li> </ul> | <ul> <li>3.3V PCI Compatible</li> </ul> |

All of the I/Os and dedicated inputs have the capability to provide a bus-keeper latch, pull-up resistor or pull-down resistor selectable on a "per-pin" basis. A fourth option is to provide none of these. The default in both hardware and software is such that when the device is erased or if the user does not specify, the input structure is configured to be a Pull-down Resistor.

Each ispMACH 4000ZE device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for fast slew or slow slew. The typical edge rate difference between fast and slow slew setting is 20%. For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed.

The ispMACH 4000ZE family has an always on, 200mV typical hysteresis for each input operational at 3.3V and 2.5V. This provides improved noise immunity for slow transitioning signals.


## **Power Guard**

Power Guard allows easier achievement of standby current in the system. As shown in Figure 9, this feature consists of an enabling multiplexer between an I/O pin and input buffer, and its associated circuitry inside the device.

If the enable signal (E) is held low, all inputs (D) can be optionally isolated (guarded), such that, if any of these were toggled, it would not cause any toggle on internal pins (Q), thus, a toggling I/O pin will not cause any internal dynamic power consumption.



#### Figure 9. Power Guard




All the I/O pins in a block share a common Power Guard Enable signal. For a block of I/Os, this signal is called a Block Input Enable (BIE) signal. BIE can be internally generated using MC logic, or could come from external sources using one of the user I/O or input pins.

Any I/O pin in the block can be programmed to ignore the BIE signal. Thus, the feature can be enabled or disabled on a pin-by-pin basis.

Figure 10 shows Power Guard and BIE across multiple I/Os in a block that has eight I/Os.

#### Figure 10. Power Guard and BIE in a Block with 8 I/Os





The number of BIE inputs, thus the number of Power Guard "Blocks" that can exist in a device, depends on the device size. Table 8 shows the number of BIE signals available in the ispMACH 4000ZE family. The number of I/Os available in each block is shown in the Ordering Information section of this data sheet.

| Device         | Number of Logic Blocks, Power<br>Guard Blocks and BIE Signals |
|----------------|---|
| ispMACH 4032ZE | Two (Blocks: A and B)   |
| ispMACH 4064ZE | Four (Blocks: A, B, C and D)                                  |
| ispMACH 4128ZE | Eight (Blocks: A, B, C,, H)                                   |
| ispMACH 4256ZE | Sixteen (Blocks: A, B, C,, P)                                 |

#### Table 8. Number of BIE Signals Available in ispMACH 4000ZE Devices

### **Power Guard for Dedicated Inputs**

Power Guard can optionally be applied to the dedicated inputs. The dedicated inputs and clocks are controlled by the BIE of the logic blocks shown in Tables 9 and 10.

#### Table 9. Dedicated Clock Inputs to BIE Association

| CLK/I    | 32 MC Block | 64MC Block | 128MC Block | 256MC Block |
|----------|-------------|------------|-------------|-------------|
| CLK0 / I | A           | A          | A           | A           |
| CLK1 / I | A           | В          | D           | Н           |
| CLK2 / I | В           | С          | E           | I           |
| CLK3 / I | В           | D          | Н           | Р           |

#### Table 10. Dedicated Inputs to BIE Association

| Dedicated Input | 4064ZE Block | 4128ZE Block | 4256ZE Block |
|-----------------|--------------|--------------|--------------|
| 0               | A            | В            | D            |
| 1               | В            | С            | E            |
| 2               | В            | D            | G            |
| 3               | С            | F            | G            |
| 4               | D            | G            | J            |
| 5               | D            | Н            | L            |
| 6               | —            | —            | М            |
| 7               | _            | —            | 0            |
| 8               | _            | —            | 0            |
| 9               |              | —            | В            |

For more information on the Power Guard function refer to TN1174, <u>Advanced Features of the ispMACH 4000ZE</u> <u>Family</u>.

## Global OE (GOE) and Block Input Enable (BIE) Generation

Most ispMACH 4000ZE family devices have a 4-bit wide Global OE (GOE) Bus (Figure 11), except the ispMACH 4032 device that has a 2-bit wide Global OE Bus (Figure 12). This bus is derived from a 4-bit internal global OE (GOE) PT bus and two dual purpose I/O or GOE pins. Each signal that drives the bus can optionally be inverted.

Each GLB has a block-level OE PT that connects to all bits of the Global OE PT bus with four fuses. Hence, for a 256-macrocell device (with 16 blocks), each line of the bus is driven from 16 OE product terms. Figures 9 and 10 show a graphical representation of the global OE generation.



The block-level OE PT of each GLB is also tied to Block Input Enable (BIE) of that block. Hence, for a 256-macrocell device (with 16 blocks), each block's BIE signal is driven by block-level OE PT from each block.







Figure 12. Global OE Generation for ispMACH 4032ZE



## **On-Chip Oscillator and Timer**

An internal oscillator is provided for use in miscellaneous housekeeping functions such as watchdog heartbeats, digital de-glitch circuits and control state machines. The oscillator is disabled by default to save power. Figure 13 shows the block diagram of the oscillator and timer block.



#### Table 12. OSC and TIMER MC Designation

| Device         | Macrocell | Block Number | MC Number |
|----------------|-----------|--------------|-----------|
| ispMACH 4032ZE | OSC MC    | A            | 15        |
|                | TIMER MC  | B            | 15        |
| ispMACH 4064ZE | OSC MC    | A            | 15        |
|                | TIMER MC  | D            | 15        |
| ispMACH 4128ZE | OSC MC    | A            | 15        |
|                | TIMER MC  | G            | 15        |
| ispMACH 4256ZE | OSC MC    | C            | 15        |
|                | TIMER MC  | F            | 15        |

## Zero Power/Low Power and Power Management

The ispMACH 4000ZE family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E<sup>2</sup> low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000ZE family offers fast pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000ZE is based on the 1.8V ispMACH 4000Z family. With innovative circuit design changes, the ispMACH 4000ZE family is able to achieve the industry's lowest static power.

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000ZE devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## **I/O Quick Configuration**

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000ZE family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM<sup>™</sup> System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000ZE devices provide In-System Programming (ISP<sup>™</sup>) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, welldefined interface. All ispMACH 4000ZE devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000ZE devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000ZE devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common auto-



## Supply Current

To minimize transient current during power-on, configure CPLD I/Os to a pull-up or float state. If this logic scenario is not possible, then the recommended power sequence should assert VCC and VCCO at the same time or VCC before VCCO.

| Symbol                       | Parameter                      | Condition                                       | Min. | Тур. | Max. | Units |
|------------------------------|--------------------------------|---|------|------|------|-------|
| ispMACH 4                    | 032ZE                          |   |      |      |      |       |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 | —    | 50   | —    | μA    |
| ICC <sup>1, 2, 3, 5, 6</sup> | Operating Power Supply Current | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | —    | 58   | —    | μA    |
|                              |                                | $Vcc = 1.9V$ , $T_A = -40$ to $85^{\circ}C$     | —    | 60   | —    | μA    |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 | _    | 10   | —    | μA    |
| ICC <sup>4, 5, 6</sup>       | Standby Power Supply Current   | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | _    | 13   | 25   | μA    |
|                              |                                | $Vcc = 1.9V, T_A = -40 \text{ to } 85^{\circ}C$ | _    | 15   | 40   | μA    |
| ispMACH 4                    | 064ZE                          |   |      |      |      |       |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 |      | 80   | —    | μA    |
| ICC <sup>1, 2, 3, 5, 6</sup> | Operating Power Supply Current | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | _    | 89   | —    | μA    |
|                              |                                | $Vcc = 1.9V, T_A = -40 \text{ to } 85^{\circ}C$ | —    | 92   | —    | μA    |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 | _    | 11   | —    | μA    |
| ICC <sup>4, 5, 6</sup>       | Standby Power Supply Current   | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | _    | 15   | 30   | μA    |
|                              |                                | $Vcc = 1.9V, T_A = -40 \text{ to } 85^{\circ}C$ | —    | 18   | 50   | μA    |
| ispMACH 4                    | 128ZE                          | · · · · ·                                       |      | •    |      | ·     |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 | —    | 168  | _    | μΑ    |
| ICC <sup>1, 2, 3, 5, 6</sup> | Operating Power Supply Current | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | _    | 190  | —    | μA    |
|                              |                                | $Vcc = 1.9V$ , $T_A = -40$ to $85^{\circ}C$     | _    | 195  | —    | μA    |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 | —    | 12   | _    | μA    |
| ICC <sup>4, 5, 6</sup>       | Standby Power Supply Current   | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | _    | 16   | 40   | μA    |
|                              |                                | $Vcc = 1.9V, T_A = -40 \text{ to } 85^{\circ}C$ | —    | 19   | 60   | μΑ    |
| ispMACH 4                    | 256ZE                          |   | -    |      |      |       |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 |      | 341  | —    | μΑ    |
| ICC <sup>1, 2, 3, 5, 6</sup> | Operating Power Supply Current | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | -    | 361  | —    | μA    |
|                              |                                | $Vcc = 1.9V, T_A = -40 \text{ to } 85^{\circ}C$ | -    | 372  | —    | μA    |
|                              |                                | $Vcc = 1.8V, T_A = 25^{\circ}C$                 | -    | 13   | —    | μA    |
| ICC <sup>4, 5, 6</sup>       | Standby Power Supply Current   | $Vcc = 1.9V, T_A = 0 \text{ to } 70^{\circ}C$   | —    | 32   | 65   | μA    |
|                              |                                | $Vcc = 1.9V, T_A = -40 \text{ to } 85^{\circ}C$ | _    | 43   | 100  | μA    |

1. Frequency = 1.0 MHz.

2. Device configured with 16-bit counters.

3. I<sub>CC</sub> varies with specific device configuration and operating frequency.

4. V<sub>CCO</sub> = 3.6V, V<sub>IN</sub> = 0V or V<sub>CCO</sub>, bus maintenance turned off. V<sub>IN</sub> above V<sub>CCO</sub> will add transient current above the specified standby I<sub>CC</sub>.

5. Includes V<sub>CCO</sub> current without output loading.

6. This operating supply current is with the internal oscillator disabled. Enabling the internal oscillator adds approximately 15µA typical current plus additional current from any logic it drives.




## I/O DC Electrical Characteristics

| Over Recommended Operating Conditions |         |                                     |                                     |         |                      |                         |                              |                              |
|---------------------------------------|---------|-------------------------------------|-------------------------------------|---------|----------------------|-------------------------|------------------------------|------------------------------|
|                                       |         | V <sub>IL</sub>                     | V <sub>IH</sub>                     |         | V <sub>OL</sub>      | V <sub>OH</sub>         | I <sub>OL</sub> <sup>1</sup> | I <sub>OH</sub> <sup>1</sup> |
| Standard                              | Min (V) | Max (V)                             | Min (V)                             | Max (V) | Max (V)              | Min (V)                 | (mĀ)                         | (mÅ)                         |
| LVTTL                                 | -0.3    | 0.80                                | 2.0                                 | 5.5     | 0.40                 | V <sub>CCO</sub> - 0.40 | 8.0                          | -4.0                         |
|                                       | -0.3    | 0.80                                | 2.0                                 | 5.5     | 0.20                 | V <sub>CCO</sub> - 0.20 | 0.1                          | -0.1                         |
| LVCMOS 3.3                            | -0.3    | 0.80                                | 2.0                                 | 5.5     | 0.40                 | V <sub>CCO</sub> - 0.40 | 8.0                          | -4.0                         |
| LV 010100 0.0                         | -0.5    | 0.00                                | 2.0                                 | 5.5     | 0.20                 | V <sub>CCO</sub> - 0.20 | 0.1                          | -0.1                         |
| LVCMOS 2.5                            | -0.3    | 0.70                                | 1.70                                | 3.6     | 0.40                 | V <sub>CCO</sub> - 0.40 | 8.0                          | -4.0                         |
| 2000002.5                             | -0.0    | 0.70                                | 1.70                                | 0.0     | 0.20                 | V <sub>CCO</sub> - 0.20 | 0.1                          | -0.1                         |
| LVCMOS 1.8                            | -0.3    | 0.35 * V <sub>CC</sub>              | 0.65 * V <sub>CC</sub>              | 3.6     | 0.40                 | V <sub>CCO</sub> - 0.45 | 2.0                          | -2.0                         |
|                                       | -0.5    | 0.33 V <sub>CC</sub>                | 0.03 V <sub>CC</sub>                | 5.0     | 0.20                 | V <sub>CCO</sub> - 0.20 | 0.1                          | -0.1                         |
| LVCMOS 1.5 <sup>2</sup>               | -0.3    | 0.35 * V <sub>CC</sub>              | 0.65 * V <sub>CC</sub>              | 3.6     | 0.40                 | V <sub>CCO</sub> - 0.45 | 2.0                          | -2.0                         |
|                                       | -0.5    | 0.00 VCC                            | 0.00 VCC                            | 0.0     | 0.20                 | V <sub>CCO</sub> - 0.20 | 0.1                          | -0.1                         |
| PCI 3.3                               | -0.3    | 0.3 * 3.3 * (V <sub>CC</sub> / 1.8) | 0.5 * 3.3 * (V <sub>CC</sub> / 1.8) | 5.5     | 0.1 V <sub>CCO</sub> | 0.9 V <sub>CCO</sub>    | 1.5                          | -0.5                         |

**Over Recommended Operating Conditions** 

 The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed n\*8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

2. For 1.5V inputs, there may be an additional DC current drawn from  $V_{CC}$ , if the ispMACH 4000ZE  $V_{CC}$  and the  $V_{CC}$  of the driving device ( $V_{CC}$ d-d; that determines steady state  $V_{IH}$ ) are in the extreme range of their specifications. Typically, DC current drawn from  $V_{CC}$  will be 2µA per input.





# ispMACH 4000ZE Internal Timing Parameters (Cont.)

| Over Recommended Operating Conditions |
|---------------------------------------|
|---------------------------------------|

|                               |   |  | LC40 | )32ZE | LC40 | 64ZE  |       |
|-------------------------------|---|--|------|-------|------|-------|-------|
|                               |   |  |      | -4    | -4   |       | 1     |
| Parameter                     | Description   |  | Min. | Max.  | Min. | Max.  | Units |
| t <sub>SRR</sub>              | Asynchronous Reset or Set Recover                   | ery Delay  |      | 2.00  |      | 1.70  | ns    |
| Control Delays                |   |  |      |       |      |       |       |
| t <sub>BCLK</sub>             | GLB PT Clock Delay                                  |  | —    | 1.20  | _    | 1.30  | ns    |
| t <sub>PTCLK</sub>            | Macrocell PT Clock Delay                            |  |      | 1.40  | —    | 1.50  | ns    |
| t <sub>BSR</sub>              | Block PT Set/Reset Delay                            |  | —    | 1.10  | —    | 1.85  | ns    |
| t <sub>PTSR</sub>             | Macrocell PT Set/Reset Delay                        |  |      | 1.20  | —    | 1.90  | ns    |
| t <sub>BIE</sub>              | Power Guard Block Input Enable D                    | elay   |      | 1.60  | —    | 1.70  | ns    |
| t <sub>PTOE</sub>             | Macrocell PT OE Delay                               |  | —    | 2.30  | —    | 3.15  | ns    |
| t <sub>GPTOE</sub>            | Global PT OE Delay                                  |  |      | 1.80  | —    | 2.15  | ns    |
| Internal Oscillat             | or  |  |      |       | •    | •     |       |
| toscsu                        | Oscillator DYNOSCDIS Setup Time                     | )  | 5.00 | —     | 5.00 | —     | ns    |
| t <sub>OSCH</sub>             | Oscillator DYNOSCDIS Hold Time                      |  | 5.00 | —     | 5.00 | —     | ns    |
| t <sub>OSCEN</sub>            | Oscillator OSCOUT Enable Time (7                    | Fo Stable)   | —    | 5.00  | —    | 5.00  | ns    |
| toscod                        | Oscillator Output Delay                             |  |      | 4.00  | —    | 4.00  | ns    |
| t <sub>OSCNOM</sub>           | Oscillator OSCOUT Nominal Frequ                     | ency   |      | 5.00  |      | 5.00  | MHz   |
| t <sub>OSCvar</sub>           | Oscillator Variation of Nominal Free                | luency   |      | 30    | —    | 30    | %     |
| t <sub>TMRCO20</sub>          | Oscillator TIMEROUT Clock (Nega<br>(20-Bit Divider) | tive Edge) to Out  | _    | 12.50 | _    | 12.50 | ns    |
| t <sub>TMRCO10</sub>          | Oscillator TIMEROUT Clock (Nega<br>(10-Bit Divider) | tive Edge) to Out  |      | 7.50  | _    | 7.50  | ns    |
| t <sub>TMRCO7</sub>           | Oscillator TIMEROUT Clock (Nega<br>(7-Bit Divider)  | tive Edge) to Out  |      | 6.00  | _    | 6.00  | ns    |
| t <sub>TMRRSTO</sub>          | Oscillator TIMEROUT Reset to Out                    | (Going Low)  |      | 5.00  |      | 5.00  | ns    |
| t <sub>TMRRR</sub>            | Oscillator TIMEROUT Asynchronou<br>Delay            | us Reset Recovery  |      | 4.00  | _    | 4.00  | ns    |
| t <sub>TMRRSTPW</sub>         | Oscillator TIMEROUT Reset Minim                     | um Pulse Width   | 3.00 | —     | 3.00 | —     | ns    |
| Optional Delay                | Adjusters   | Base Parameter   |      |       |      |       |       |
| t <sub>INDIO</sub>            | Input Register Delay                                | t <sub>INREG</sub>   |      | 1.00  |      | 1.00  | ns    |
| t <sub>EXP</sub>              | Product Term Expander Delay                         | t <sub>MCELL</sub>   | _    | 0.40  | —    | 0.40  | ns    |
| t <sub>BLA</sub>              | Additional Block Loading Adders                     | t <sub>ROUTE</sub>   |      | 0.04  |      | 0.05  | ns    |
| t <sub>IOI</sub> Input Buffer | Delays  |  |      |       |      |       |       |
| LVTTL_in                      | Using LVTTL Standard with<br>Hysteresis             | $t_{IN}, t_{GCLK\_IN}, t_{GOE}$                              |      | 0.60  | _    | 0.60  | ns    |
| LVCMOS15_in                   | Using LVCMOS 1.5 Standard                           | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>    |      | 0.20  | _    | 0.20  | ns    |
| LVCMOS18_in                   | Using LVCMOS 1.8 Standard                           | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>    |      | 0.00  | _    | 0.00  | ns    |
| LVCMOS25_in                   | Using LVCMOS 2.5 Standard with<br>Hysteresis        | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub>    | _    | 0.80  | _    | 0.80  | ns    |
| LVCMOS33_in                   | Using LVCMOS 3.3 Standard with Hysteresis           | $t_{\text{IN}},t_{\text{GCLK}_{\text{IN}}},t_{\text{GOE}}$   |      | 0.80  | —    | 0.80  | ns    |
| PCI_in                        | Using PCI Compatible Input with<br>Hysteresis       | $t_{\text{IN}}, t_{\text{GCLK}_{\text{IN}}}, t_{\text{GOE}}$ | _    | 0.80  | _    | 0.80  | ns    |
| t <sub>IOO</sub> Output Buff  | -   | 1  | I    | I     | 1    | 1     | 1     |
| LVTTL_out                     | Output Configured as TTL Buffer                     | t <sub>EN</sub> , t <sub>DIS</sub> , t <sub>BUF</sub>        |      | 0.20  | _    | 0.20  | ns    |



# Boundary Scan Waveforms and Timing Specifications

| Symbol              | Parameter  | Min. | Max. | Units |
|---------------------|--|------|------|-------|
| t <sub>BTCP</sub>   | TCK [BSCAN test] clock cycle                                   | 40   | —    | ns    |
| t <sub>BTCH</sub>   | TCK [BSCAN test] pulse width high                              | 20   | —    | ns    |
| t <sub>BTCL</sub>   | TCK [BSCAN test] pulse width low                               | 20   | —    | ns    |
| t <sub>BTSU</sub>   | TCK [BSCAN test] setup time                                    | 8    | —    | ns    |
| t <sub>BTH</sub>    | TCK [BSCAN test] hold time                                     | 10   | —    | ns    |
| t <sub>BRF</sub>    | TCK [BSCAN test] rise and fall time                            | 50   | —    | mV/ns |
| t <sub>BTCO</sub>   | TAP controller falling edge of clock to valid output           | —    | 10   | ns    |
| t <sub>BTOZ</sub>   | TAP controller falling edge of clock to data output disable    | —    | 10   | ns    |
| t <sub>BTVO</sub>   | TAP controller falling edge of clock to data output enable     | —    | 10   | ns    |
| t <sub>BTCPSU</sub> | BSCAN test Capture register setup time                         | 8    | —    | ns    |
| t <sub>BTCPH</sub>  | BSCAN test Capture register hold time                          | 10   | —    | ns    |
| t <sub>BTUCO</sub>  | BSCAN test Update reg, falling edge of clock to valid output   | —    | 25   | ns    |
| t <sub>BTUOZ</sub>  | BSCAN test Update reg, falling edge of clock to output disable | —    | 25   | ns    |
| t <sub>BTUOV</sub>  | BSCAN test Update reg, falling edge of clock to output enable  | —    | 25   | ns    |



# ispMACH 4064ZE Logic Signal Connections: 64 ucBGA

| Ball Number | Bank Number | GLB/MC/Pad    |
|-------------|-------------|---------------|
| A1          | -           | TDI           |
| B1          | 0           | A8            |
| B2          | 0           | A10           |
| B3          | 0           | A11           |
| GND*        | 0           | GND (Bank 0)  |
| C1          | 0           | A12           |
| C3          | 0           | VCCO (Bank 0) |
| C2          | 0           | B15           |
| D1          | 0           | B14           |
| D2          | 0           | B13           |
| D3          | 0           | B12           |
| E1          | 0           | B11           |
| E2          | 0           | B10           |
| E3          | 0           | В9            |
| F1          | 0           | B8            |
| F2          | -           | ТСК           |
| E4          | -           | VCC           |
| GND*        | -           | GND           |
| H2          | 0           | B6            |
| H1          | 0           | B5            |
| G1          | 0           | B4            |
| GND*        | 0           | GND (Bank 0)  |
| F3          | 0           | VCCO (Bank 0) |
| G2          | 0           | B3            |
| G3          | 0           | B2            |
| H3          | 0           | B0            |
| G4          | 0           | CLK1/I        |
| F4          | 1           | CLK2/I        |
| H4          | 1           | C0            |
| H5          | 1           | C1            |
| G5          | 1           | C2            |
| H6          | 1           | C4            |
| H7          | 1           | C5            |
| H8          | 1           | C6            |
| G8          | -           | TMS           |
| G7          | 1           | C8            |
| G6          | 1           | C10           |
| F8          | 1           | C11           |
| GND*        | 1           | GND (Bank 1)  |
| F7          | 1           | C12           |
| F6          | 1           | VCCO (Bank 1) |
| F5          | 1           | D15           |
| E8          | 1           | D14           |



# ispMACH 4064ZE Logic Signal Connections: 64 ucBGA (Cont.)

| Ball Number | Bank Number | GLB/MC/Pad    |
|-------------|-------------|---------------|
| E7          | 1           | D13           |
| E6          | 1           | D12           |
| D8          | 1           | D11           |
| D7          | 1           | D10           |
| D6          | 1           | D9            |
| C8          | 1           | D8            |
| C7          | -           | TDO           |
| D5          | -           | VCC           |
| GND*        | -           | GND           |
| B8          | 1           | D7            |
| A8          | 1           | D6            |
| B7          | 1           | D5            |
| A7          | 1           | D4            |
| GND*        | 1           | GND (Bank 1)  |
| A6          | 1           | VCCO (Bank 1) |
| B6          | 1           | D3            |
| C6          | 1           | D2            |
| A5          | 1           | D0/GOE1       |
| B5          | 1           | CLK3/I        |
| C5          | 0           | CLK0/I        |
| A4          | 0           | A0/GOE0       |
| B4          | 0           | A1            |
| C4          | 0           | A2            |
| A3          | 0           | A4            |
| A2          | 0           | A6            |

\* All bonded grounds are connected to the following two balls, D4 and E5.



# ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections: 100 TQFP

| Pin    | Bank   | LC4064ZE      | LC4128ZE      | LC4256ZE      |
|--------|--------|---------------|---------------|---------------|
| Number | Number | GLB/MC/Pad    | GLB/MC/Pad    | GLB/MC/Pad    |
| 1      | -      | GND           | GND           | GND           |
| 2      | -      | TDI           | TDI           | TDI           |
| 3      | 0      | A8            | B0            | C12           |
| 4      | 0      | A9            | B2            | C10           |
| 5      | 0      | A10           | B4            | C6            |
| 6      | 0      | A11           | B6            | C2            |
| 7      | 0      | GND (Bank 0)  | GND (Bank 0)  | GND (Bank 0)  |
| 8      | 0      | A12           | B8            | D12           |
| 9      | 0      | A13           | B10           | D10           |
| 10     | 0      | A14           | B12           | D6            |
| 11     | 0      | A15           | B13           | D4            |
| 12*    | 0      |               | I             | I             |
| 13     | 0      | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |
| 14     | 0      | B15           | C14           | E4            |
| 15     | 0      | B14           | C12           | E6            |
| 16     | 0      | B13           | C10           | E10           |
| 17     | 0      | B12           | C8            | E12           |
| 18     | 0      | GND (Bank 0)  | GND (Bank 0)  | GND (Bank 0)  |
| 19     | 0      | B11           | C6            | F2            |
| 20     | 0      | B10           | C5            | F6            |
| 21     | 0      | B9            | C4            | F10           |
| 22     | 0      | B8            | C2            | F12           |
| 23*    | 0      |               | I             | I             |
| 24     | -      | TCK           | ТСК           | ТСК           |
| 25     | -      | VCC           | VCC           | VCC           |
| 26     | -      | GND           | GND           | GND           |
| 27*    | 0      |               | I             |               |
| 28     | 0      | B7            | D13           | G12           |
| 29     | 0      | B6            | D12           | G10           |
| 30     | 0      | B5            | D10           | G6            |
| 31     | 0      | B4            | D8            | G2            |
| 32     | 0      | GND (Bank 0)  | GND (Bank 0)  | GND (Bank 0)  |
| 33     | 0      | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |
| 34     | 0      | B3            | D6            | H12           |
| 35     | 0      | B2            | D4            | H10           |
| 36     | 0      | B1            | D2            | H6            |
| 37     | 0      | B0            | D0            | H2            |
| 38     | 0      | CLK1/I        | CLK1/I        | CLK1/I        |
| 39     | 1      | CLK2/I        | CLK2/I        | CLK2/I        |
| 40     | -      | VCC           | VCC           | VCC           |
| 41     | 1      | CO            | E0            | 12            |



# ispMACH 4128ZE Logic Signal Connections: 132 ucBGA (Cont.)

| Ball Number | Bank Number | GLB/MC/Pad |
|-------------|-------------|------------|
| A2          | 0           | A14        |

\* All bonded core grounds are connected to the following four balls, E5, E8, H5 and H8.



# ispMACH 4064ZE, 4128ZE and 4256ZE Logic Signal Connections: 144 csBGA (Cont.)

| Ball   | Bank   | LC4064ZE      | LC4128ZE      | LC4256ZE      |  |  |
|--------|--------|---------------|---------------|---------------|--|--|
| Number | Number | GLB/MC/Pad    | GLB/MC/Pad    | GLB/MC/Pad    |  |  |
| J4     | 0      | B7            | D12           | G6            |  |  |
| K4     | 0      | B6            | D10           | G4            |  |  |
| M3     | 0      | B5            | D9            | G2            |  |  |
| L4     | 0      | B4            | D8            | G0            |  |  |
| H6     | 0      | GND (Bank 0)  | GND (Bank 0)  | GND (Bank 0)  |  |  |
| J5     | 0      | VCCO (Bank 0) | VCCO (Bank 0) | VCCO (Bank 0) |  |  |
| M4     | 0      | NC Ball       | D6            | H12           |  |  |
| L5     | 0      | NC Ball       | D5            | H10           |  |  |
| K5     | 0      | B3            | D4            | H8            |  |  |
| J6     | 0      | B2            | D2            | H6            |  |  |
| M5     | 0      | B1            | D1            | H4            |  |  |
| K6     | 0      | B0            | D0            | H2            |  |  |
| L6     | 0      | CLK1/I        | CLK1/I        | CLK1/I        |  |  |
| H7     | 1      | NC Ball       | GND (Bank 1)  | GND (Bank 1)  |  |  |
| M6     | 1      | CLK2/I        | CLK2/I        | CLK2/I        |  |  |
| H8     | -      | VCC           | VCC           | VCC           |  |  |
| K7     | 1      | CO            | E0            | 12            |  |  |
| M7     | 1      | C1            | E1            | 14            |  |  |
| L7     | 1      | C2            | E2            | 16            |  |  |
| J7     | 1      | C3            | E4            | 18            |  |  |
| L8     | 1      | NC Ball       | E5            | 110           |  |  |
| M8     | 1      | NC Ball       | E6            | 12            |  |  |
| J8     | 1      | VCCO (Bank 1) | VCCO (Bank 1) | VCCO (Bank 1) |  |  |
| J9     | 1      | GND (Bank 1)  | GND (Bank 1)  | GND (Bank 1)  |  |  |
| M9     | 1      | C4            | E8            | J2            |  |  |
| L9     | 1      | C5            | E9            | J4            |  |  |
| K8     | 1      | C6            | E10           | J6            |  |  |
| M10    | 1      | C7            | E12           | J8            |  |  |
| L10    | 1      | NC Ball       | E13           | J10           |  |  |
| K9     | 1      | NC Ball       | E14           | J12           |  |  |
| M11    | 1      | NC Ball       | NC Ball       | J14           |  |  |
| G7     | -      | GND           | GND           | GND           |  |  |
| M12    | -      | TMS           | TMS           | TMS           |  |  |
| H9     | 1      | NC Ball       | VCCO (Bank 1) | VCCO (Bank 1) |  |  |
| L12    | 1      | NC Ball       | F0            | K12           |  |  |
| L11    | 1      | NC Ball       | F1            | K10           |  |  |
| K10    | 1      | C8            | F2            | K8            |  |  |
| K12    | 1      | C9            | F4            | K6            |  |  |
| J10    | 1      | C10           | F5            | K4            |  |  |
| K11    | 1      | C11           | F6            | K2            |  |  |
| G8     | 1      | GND (Bank 1)  | GND (Bank 1)  | GND (Bank 1)  |  |  |



# ispMACH 4128ZE and 4256ZE Logic Signal Connections: 144 TQFP

|            |             | LC4128ZE      | LC4256ZE      |
|------------|-------------|---------------|---------------|
| Pin Number | Bank Number | GLB/MC/Pad    | GLB/MC/Pad    |
| 1          | -           | GND           | GND           |
| 2          | -           | TDI           | TDI           |
| 3          | 0           | VCCO (Bank 0) | VCCO (Bank 0) |
| 4          | 0           | B0            | C12           |
| 5          | 0           | B1            | C10           |
| 6          | 0           | B2            | C8            |
| 7          | 0           | B4            | C6            |
| 8          | 0           | B5            | C4            |
| 9          | 0           | B6            | C2            |
| 10         | 0           | GND (Bank 0)  | GND (Bank 0)  |
| 11         | 0           | B8            | D14           |
| 12         | 0           | B9            | D12           |
| 13         | 0           | B10           | D10           |
| 14         | 0           | B12           | D8            |
| 15         | 0           | B13           | D6            |
| 16         | 0           | B14           | D4            |
| 17*        | 0           | NC            | l             |
| 18         | 0           | GND (Bank 0)  | NC            |
| 19         | 0           | VCCO (Bank 0) | VCCO (Bank 0) |
| 20*        | 0           | NC            | l             |
| 21         | 0           | C14           | E2            |
| 22         | 0           | C13           | E4            |
| 23         | 0           | C12           | E6            |
| 24         | 0           | C10           | E8            |
| 25         | 0           | C9            | E10           |
| 26         | 0           | C8            | E12           |
| 27         | 0           | GND (Bank 0)  | GND (Bank 0)  |
| 28         | 0           | C6            | F2            |
| 29         | 0           | C5            | F4            |
| 30         | 0           | C4            | F6            |
| 31         | 0           | C2            | F8            |
| 32         | 0           | C1            | F10           |
| 33         | 0           | C0            | F12           |
| 34         | 0           | VCCO (Bank 0) | VCCO (Bank 0) |
| 35         | -           | ТСК           | ТСК           |
| 36         | -           | VCC           | VCC           |
| 37         | -           | GND           | GND           |
| 38*        | 0           | NC            | I             |
| 39         | 0           | D14           | G12           |
| 40         | 0           | D13           | G10           |
| 41         | 0           | D12           | G8            |
| 42         | 0           | D10           | G6            |




# ispMACH 4128ZE and 4256ZE Logic Signal Connections: 144 TQFP (Cont.)

|            |             | LC4128ZE      | LC4256ZE     |  |
|------------|-------------|---------------|--------------|--|
| Pin Number | Bank Number | GLB/MC/Pad    | GLB/MC/Pad   |  |
| 129        | -           | VCC           | VCC          |  |
| 130        | 0           | A0/GOE0       | A2/GOE0      |  |
| 131        | 0           | A1            | A4           |  |
| 132        | 0           | A2            | A6           |  |
| 133        | 0           | A4            | A8           |  |
| 134        | 0           | A5            | A10          |  |
| 135        | 0           | A6            | A12          |  |
| 136        | 0           | VCCO (Bank 0) | VCCO (Bank 0 |  |
| 137        | 0           | GND (Bank 0)  | GND (Bank 0) |  |
| 138        | 0           | A8            | B2           |  |
| 139        | 0           | A9            | B4           |  |
| 140        | 0           | A10           | B6           |  |
| 141        | 0           | A12           | B8           |  |
| 142        | 0           | A13           | B10          |  |
| 143        | 0           | A14           | B12          |  |
| 144*       | 0           | NC            | I            |  |

\* This pin is input only for the LC4256ZE.



## **Part Number Description**



## ispMACH 4000ZE Family Speed Grade Offering

|                | -4         | -4 -5        |              | -          | -7           |  |
|----------------|------------|--------------|--------------|------------|--------------|--|
|                | Commercial | Commercial   | Industrial   | Commercial | Industrial   |  |
| ispMACH 4032ZE | ~          | ~            | $\checkmark$ | ~          | ~            |  |
| ispMACH 4064ZE | ~          | ~            | ~            | ~          | $\checkmark$ |  |
| ispMACH 4128ZE |            | ~            |              | ~          | $\checkmark$ |  |
| ispMACH 4256ZE |            | $\checkmark$ |              | ✓          | $\checkmark$ |  |

## **Ordering Information**

Note: ispMACH 4000ZE devices are dual marked except for the slowest commercial speed grade. For example, the commercial speed grade LC4128ZE-5TN100C is also marked with the industrial grade -7I. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade devices are marked as commercial grade only. The markings appear as follows:

Figure 18. Mark Format for 100 TQFP and 144 TQFP Packages





Figure 19. Mark Format for 48 TQFP, 64 csBGA and 144 csBGA Packages





### Figure 20. Mark Format for 64 ucBGA and 132 ucBGA Packages

| LC4064ZE<br>4UN-5I<br>Datecode | LC4128ZE<br>7UN<br>Datecode |
|--------------------------------|-----------------------------|
| Dual Mark                      | Single Mar                  |

## Lead-Free Packaging

#### Commercial

| Device   | Part Number       | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball<br>Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|-----------------|-------------------|-----|-------|
|          | LC4032ZE-4TN48C   | 32         | 1.8     | 4.4             | Lead-Free TQFP  | 48                | 32  | С     |
|          | LC4032ZE-5TN48C   | 32         | 1.8     | 5.8             | Lead-Free TQFP  | 48                | 32  | С     |
| LC4032ZE | LC4032ZE-7TN48C   | 32         | 1.8     | 7.5             | Lead-Free TQFP  | 48                | 32  | С     |
| LU4U3ZZE | LC4032ZE-4MN64C   | 32         | 1.8     | 4.4             | Lead-Free csBGA | 64                | 32  | С     |
|          | LC4032ZE-5MN64C   | 32         | 1.8     | 5.8             | Lead-Free csBGA | 64                | 32  | С     |
|          | LC4032ZE-7MN64C   | 32         | 1.8     | 7.5             | Lead-Free csBGA | 64                | 32  | С     |
|          | LC4064ZE-4TN48C   | 64         | 1.8     | 4.7             | Lead-Free TQFP  | 48                | 32  | С     |
|          | LC4064ZE-5TN48C   | 64         | 1.8     | 5.8             | Lead-Free TQFP  | 48                | 32  | С     |
|          | LC4064ZE-7TN48C   | 64         | 1.8     | 7.5             | Lead-Free TQFP  | 48                | 32  | С     |
|          | LC4064ZE-4TN100C  | 64         | 1.8     | 4.7             | Lead-Free TQFP  | 100               | 64  | С     |
|          | LC4064ZE-5TN100C  | 64         | 1.8     | 5.8             | Lead-Free TQFP  | 100               | 64  | С     |
| LC4064ZE | LC4064ZE-7TN100C  | 64         | 1.8     | 7.5             | Lead-Free TQFP  | 100               | 64  | С     |
| LC4004ZE | LC4064ZE-4MN64C   | 64         | 1.8     | 4.7             | Lead-Free csBGA | 64                | 48  | С     |
|          | LC4064ZE-5MN64C   | 64         | 1.8     | 5.8             | Lead-Free csBGA | 64                | 48  | С     |
|          | LC4064ZE-7MN64C   | 64         | 1.8     | 7.5             | Lead-Free csBGA | 64                | 48  | С     |
|          | LC4064ZE-4MN144C  | 64         | 1.8     | 4.7             | Lead-Free csBGA | 144               | 64  | С     |
|          | LC4064ZE-5MN144C  | 64         | 1.8     | 5.8             | Lead-Free csBGA | 144               | 64  | С     |
|          | LC4064ZE-7MN144C  | 64         | 1.8     | 7.5             | Lead-Free csBGA | 144               | 64  | С     |
|          | LC4128ZE-5TN100C  | 128        | 1.8     | 5.8             | Lead-Free TQFP  | 100               | 64  | С     |
|          | LC4128ZE-7TN100C  | 128        | 1.8     | 7.5             | Lead-Free TQFP  | 100               | 64  | С     |
|          | LC4128ZE-5TN144C  | 128        | 1.8     | 5.8             | Lead-Free TQFP  | 144               | 96  | С     |
| LC4128ZE | LC4128ZE-7TN144C  | 128        | 1.8     | 7.5             | Lead-Free TQFP  | 144               | 96  | С     |
| LU4120ZE | LC4128ZE-5UMN132C | 128        | 1.8     | 5.8             | Lead-Free ucBGA | 132               | 96  | С     |
|          | LC4128ZE-7UMN132C | 128        | 1.8     | 7.5             | Lead-Free ucBGA | 132               | 96  | С     |
|          | LC4128ZE-5MN144C  | 128        | 1.8     | 5.8             | Lead-Free csBGA | 144               | 96  | С     |
|          | LC4128ZE-7MN144C  | 128        | 1.8     | 7.5             | Lead-Free csBGA | 144               | 96  | С     |
|          | LC4256ZE-5TN100C  | 256        | 1.8     | 5.8             | Lead-Free TQFP  | 100               | 64  | С     |
|          | LC4256ZE-7TN100C  | 256        | 1.8     | 7.5             | Lead-Free TQFP  | 100               | 64  | С     |
| LC4256ZE | LC4256ZE-5TN144C  | 256        | 1.8     | 5.8             | Lead-Free TQFP  | 144               | 96  | С     |
| LU4200ZE | LC4256ZE-7TN144C  | 256        | 1.8     | 7.5             | Lead-Free TQFP  | 144               | 96  | С     |
|          | LC4256ZE-5MN144C  | 256        | 1.8     | 5.8             | Lead-Free csBGA | 144               | 108 | С     |
|          | LC4256ZE-7MN144C  | 256        | 1.8     | 7.5             | Lead-Free csBGA | 144               | 108 | С     |