



Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	16
Number of Macrocells	64
Number of Gates	2000
Number of I/O	64
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/isplsi-2064e-100lt100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




## ispLSI® 2064E

In-System Programmable SuperFAST™ High Density PLD

#### **Features**

- SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC
- 2000 PLD Gates
- 64 I/O Pins, Four Dedicated Inputs
- 64 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- 100% Functionally and JEDEC Upward Compatible with ispLSI 2064 Devices
- HIGH PERFORMANCE E2CMOS® TECHNOLOGY
- fmax = 200 MHz Maximum Operating Frequency
- tpd = 4.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- 5V Programmable Logic Core
- ispJTAG™ In-System Programmable via IEEE 1149.1 (JTAG) Test Access Port
- User-Selectable 3.3V or 5V I/O Supports Mixed Voltage Systems
- PCI Compatible Outputs
- Open-Drain Output Option
- Electrically Erasable and Reprogrammable
- Non-Volatile
- Unused Product Term Shutdown Saves Power
- ispLSI OFFERS THE FOLLOWING ADDED FEATURES
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity

### **Functional Block Diagram**



## **Description**

The ispLSI 2064E is a High Density Programmable Logic Device. The device contains 64 Registers, 64 Universal I/O pins, four Dedicated Input Pins, three Dedicated Clock Input Pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2064E features 5V in-system programmability and in-system diagnostic capabilities. The ispLSI 2064E offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.


The basic unit of logic on the ispLSI 2064E device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. B7 (see Figure 1). There are a total of 16 GLBs in the ispLSI 2064E device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## **Functional Block Diagram**

Figure 1. ispLSI 2064E Functional Block Diagram



The device also has 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bidirectional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise. By connecting the VCCIO pins to a common 5V or 3.3V power supply, I/O output levels can be matched to 5V or 3.3V compatible voltages. When connected to a 5V supply, the I/O pins provide PCI-compatible output drive.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by two ORPs. Each ispLSI 2064E device contains two Megablocks.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the

GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2064E device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

### **Programmable Open-Drain Outputs**

In addition to the standard output configuration, the outputs of the ispLSI 2064E are individually programmable, either as a standard totem-pole output or an open-drain output. The totem-pole output drives the specified Voh and Vol levels, whereas the open-drain output drives only the specified Vol. The Voh level on the open-drain output depends on the external loading and pull-up. This output configuration is controlled by a programmable fuse. The default configuration when the device is in bulk erased state is totem-pole configuration. The open-drain/totem-pole option is selectable through the Lattice software tools.



## Absolute Maximum Ratings <sup>1</sup>

## **DC Recommended Operating Condition**

SYMBOL	PAR	MIN.	MAX.	UNITS	
<b>V</b> CC	Supply Voltage: Logic Core, Inpu	4.75	5.25	V	
<b>V</b> CCIO	Supply Voltage: Output Drivere	5V	4.75	5.25	V
VCCIO	Supply Voltage: Output Drivers	3.3V	3.0	3.6	V
<b>V</b> IL	Input Low Voltage	0	0.8	V	
<b>V</b> IH	Input High Voltage	2.0	V <sub>cc</sub> +1	V	

Table 2-0005/2096E

## Capacitance (TA=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
<b>C</b> <sub>1</sub>	Dedicated Input Capacitance	8	pf	$V_{CC} = 5.0V, V_{IN} = 2.0V$
<b>C</b> <sub>2</sub>	I/O Capacitance	8	pf	$V_{CC} = 5.0V, V_{I/O} = 2.0V$
<b>C</b> <sub>3</sub>	Clock Capacitance	10	pf	$V_{CC} = 5.0V, V_{Y} = 2.0V$

Table 2-0006/2064e

## **Erase/Reprogram Specification**

PARAMETER	MINIMUM	MAXIMUM	UNITS
Erase/Reprogram Cycles	10,000	_	Cycles

Table 2-0008/2064e

<sup>1.</sup> Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## **Switching Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time 10% to 90%	1.5 ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

<sup>3-</sup>state levels are measured 0.5V from steady-state active level.


Table 2-0003/2064E

### **Output Load Conditions (see Figure 2)**

	TEST CONDITION	R1	R2	CL
Α		470Ω	390Ω	35pF
В	Active High	∞	390Ω	35pF
В	Active Low	470Ω	390Ω	35pF
	Active High to Z at <b>V</b> <sub>OH</sub> -0.5V	-	390Ω	5pF
С	Active Low to Z at <b>V</b> <sub>OL</sub> +0.5V	470Ω	390Ω	5pF

Table 2-0004/2064

#### Figure 2. Test Load



\*CL includes Test Fixture and Probe Capacitance.

## **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>3</sup>	MAX.	UNITS
<b>V</b> OL	Output Low Voltage	I <sub>OL</sub> = 8 mA	_	_	0.4	V
<b>V</b> OH	Output High Voltage	I <sub>OH</sub> = -4 mA	2.4	_	_	V
I⊫	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL} (Max.)$	_	1	-10	μΑ
<b>I</b> IH	Input or I/O High Leakage Current	$(V_{CCIO} - 0.2)V \le V_{IN} \le V_{CCIO}$	ı	ı	10	μΑ
III	Imput of 1/O riight Leakage Current	$V_{CCIO} \le V_{IN} \le 5.25V$	_	_	10	μΑ
<b>I</b> IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le 2.0V$	-10	_	-250	μΑ
los1	Output Short Circuit Current	$V_{CCIO} = 5.0V \text{ or } 3.3V, V_{OUT} = 0.5V$	_	_	-240	mA
ICC <sup>2,4,5</sup>	Operating Power Supply Current	$V_{IL} = 0.0V$ , $V_{IH} = 3.0V$ $f_{TOGGLE} = 1$ MHz	_	100	_	mA

1. One output at a time for a maximum duration of one second.  $V_{OUT} = 0.5V$  was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

Table 2-0007/2064E

- 2. Measured using four 16-bit counters.
- 3. Typical values are at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ .
- 4. Unused inputs held at 0.0V.
- 5. Maximum I<sub>CC</sub> varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I<sub>CC</sub>.



## **External Timing Parameters**

### **Over Recommended Operating Conditions**

DADAMETED	TEST	# <sup>2</sup>	DESCRIPTION!	-2	00	-1	35	-1	00	LINUTO
PARAMETER	COND.4	#	DESCRIPTION <sup>1</sup>	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd1	Α	1	Data Prop Delay, 4PT Bypass, ORP Bypass	_	4.5	-	7.5	1	10.0	ns
<b>t</b> pd2	Α	2	Data Prop Delay	_	7.0	_	10.0	_	13.0	ns
<b>f</b> max	Α	3	Clk Freq with Internal Feedback <sup>3</sup>	200	_	135	_	100	_	MHz
<b>f</b> max (Ext.)	_	4	Clk Freq with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	133	_	100	_	77	_	MHz
<b>f</b> max (Tog.)	_	5	Clk Frequency, Max. Toggle	200	_	143	_	100	_	MHz
<b>t</b> su1	_	6	GLB Reg Setup Time before Clk, 4 PT Bypass	3.5	_	5.0	_	6.5	_	ns
<b>t</b> co1	Α	7	GLB Reg Clk to Output Delay, ORP Bypass	_	3.0	_	4.0	_	5.0	ns
<b>t</b> h1	_	8	GLB Reg Hold Time after Clk, 4 PT Bypass	0.0	_	0.0	_	0.0	_	ns
<b>t</b> su2	_	9	GLB Reg Setup Time before Clk		_	6.0	_	8.0	_	ns
<b>t</b> co2	_	10	GLB Reg Clk to Output Delay	_	3.5	_	4.5	_	6.0	ns
<b>t</b> h2	_	11	GLB Reg Hold Time after Clk	0.0	_	0.0	_	0.0	_	ns
<b>t</b> r1	Α	12	External Reset Pin to Output Delay	_	6.0	_	10.0	_	13.5	ns
trw1	_	13	External Reset Pulse Duration	3.5	_	5.0	_	6.5	_	ns
<b>t</b> ptoeen	В	14	Input to Output Enable	_	8.0	_	12.0	_	15.0	ns
<b>t</b> ptoedis	С	15	Input to Output Disable	_	8.0	_	12.0	_	15.0	ns
<b>t</b> goeen	В	16	Global OE Output Enable	_	4.0	_	7.0	_	9.0	ns
<b>t</b> goedis	С	17	Global OE Output Disable	_	4.0	-	7.0	_	9.0	ns
<b>t</b> wh		18	External Synch Clk Pulse Duration, High	2.5	_	3.5	_	5.0	_	ns
twl	_	19	External Synch Clk Pulse Duration, Low	2.5	_	3.5	-	5.0	_	ns

<sup>1.</sup> Unless noted otherwise, all parameters use a GRP load of four GLBs, 20 PTXOR path, ORP and Y0 clock. Table 2-0030A/2064E

<sup>2.</sup> Refer to Timing Model in this data sheet for further details.

<sup>3.</sup> Standard 16-bit counter using GRP feedback.

<sup>4.</sup> Reference Switching Test Conditions section.

## Internal Timing Parameters<sup>1</sup>

## **Over Recommended Operating Conditions**

PARAMETER	# <sup>2</sup>			00	-135		-100		LINUTO
PARAMETER	#-	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs									
tio	20	Input Buffer Delay	_	0.5	_	0.5	_	0.5	ns
<b>t</b> din	21	Dedicated Input Delay	_	1.1	_	1.7	_	2.2	ns
GRP									
<b>t</b> grp	22	GRP Delay	_	0.6	_	1.2	_	1.7	ns
GLB									
<b>t</b> 4ptbpc	23	4 Product Term Bypass Path Delay (Combinatorial)	_	1.4	_	3.7	_	5.8	ns
<b>t</b> 4ptbpr	24	4 Product Term Bypass Path Delay (Registered)	_	1.9	_	4.2	_	5.8	ns
<b>t</b> 1ptxor	25	1 Product Term/XOR Path Delay	_	2.9	_	5.2	_	6.8	ns
<b>t</b> 20ptxor	26	20 Product Term/XOR Path Delay	_	2.9	_	5.2	_	7.3	ns
<b>t</b> xoradj	27	XOR Adjacent Path Delay <sup>3</sup>	_	2.9	_	5.2	_	8.0	ns
<b>t</b> gbp	28	GLB Register Bypass Delay	_	0.5	_	0.5	_	0.5	ns
<b>t</b> gsu	29	GLB Register Setup Time before Clock	1.2	_	0.7	_	1.2	_	ns
<b>t</b> gh	30	GLB Register Hold Time after Clock		_	4.3	_	4.0	_	ns
<b>t</b> gco	31	GLB Register Clock to Output Delay	_	0.3	_	0.3	_	0.3	ns
<b>t</b> gro	32	GLB Register Reset to Output Delay	_	0.6	_	1.1	_	1.3	ns
<b>t</b> ptre	33	GLB Product Term Reset to Register Delay	_	4.3	_	6.0	_	6.1	ns
<b>t</b> ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	4.9	ı	6.9	-	8.6	ns
<b>t</b> ptck	35	GLB Product Term Clock Delay	1.0	4.0	2.5	5.5	4.1	7.1	ns
ORP									
<b>t</b> orp	36	ORP Delay	_	0.9	ı	1.0	-	1.4	ns
<b>t</b> orpbp	37	ORP Bypass Delay	_	0.4	-	0.5	_	0.4	ns
Outputs									
<b>t</b> ob	38	Output Buffer Delay	_	1.6	ı	1.6	_	1.6	ns
<b>t</b> sl	39	Output Slew Limited Delay Adder	_	1.5	_	1.5	_	1.0	ns
<b>t</b> oen	40	I/O Cell OE to Output Enabled	_	2.0	_	3.4	_	4.2	ns
<b>t</b> odis	41	I/O Cell OE to Output Disabled	_	2.0	_	3.4	_	4.2	ns
<b>t</b> goe	42	Global Output Enable	_	2.0	_	3.6	_	4.8	ns
Clocks									
<b>t</b> gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	0.7	0.7	1.6	1.6	2.7	2.7	ns
<b>t</b> gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	0.9	0.9	1.8	1.8	2.7	2.7	ns
Global Reset									
<b>t</b> gr	45	Global Reset to GLB	_	3.4	_	6.3	_	9.2	ns

1. Internal Timing Parameters are not tested and are for reference only.


2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.

Table 2-0036A/2064E



## ispLSI 2064E Timing Model



#### Derivations of tsu, th and tco from the Product Term Clock

```
tsu
           = Logic + Reg su - Clock (min)
           = (tio + tgrp + t20ptxor) + (tgsu) - (tio + tgrp + tptck(min))
           = (#20 + #22 + #26) + (#29) - (#20 + #22 + #35)
     3.1ns = (0.5 + 0.6 + 2.9) + (1.2) - (0.5 + 0.6 + 1.0)
th
           = Clock (max) + Reg h - Logic
           = (tio + tgrp + tptck(max)) + (tgh) - (tio + tgrp + t20ptxor)
           = (#20 + #22 + #35) + (#30) - (#20 + #22 + #26)
    3.4ns = (0.5 + 0.6 + 4.0) + (2.3) - (0.5 + 0.6 + 2.9)
tco
           = Clock (max) + Reg co + Output
           = (tio + tgrp + tptck(max)) + (tgco) + (torp + tob)
           = (#20 + #22 + #35) + (#31) + (#36 + #38)
    7.9ns = (0.5 + 0.6 + 4.0) + (0.3) + (0.9 + 1.6)
```

Table 2- 0042A-2064e


Note: Calculations are based upon timing specifications for the ispLSI 2064E-200L.



## **Power Consumption**

Power consumption in the ispLSI 2064E device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Four 16-bit Counters Typical Current at 5V, 25° C

ICC can be estimated for the ispLSI 2064E using the following equation:

 $I_{CC}(mA) = 7 + (\# \text{ of PTs} * 0.75) + (\# \text{ of nets} * Max freq * 0.004)$ 

Where:

# of PTs = Number of Product Terms used in design

# of nets = Number of Signals used in device

Max freq = Highest Clock Frequency to the device (in MHz)

The I $_{CC}$  estimate is based on typical conditions ( $V_{CC} = 5.0V$ , room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of I $_{CC}$  is sensitive to operating conditions and the program in the device, the actual I $_{CC}$  should be verified.

0127A/2064E



## Pin Description

NAME	TOE	P PIN	NIIME	REDS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	17, 21, 29, 33, 40, 44, 48, 56, 67, 71, 79, 83, 90, 94, 98, 6,	18, 22, 30, 34, 41, 45, 53, 57, 68, 72, 80, 84, 91, 95, 3, 7,	19, 23, 31, 35, 42, 46, 54, 58, 69, 73, 81, 85, 92, 96, 4,	20, 28, 32, 36, 43, 47, 55, 59, 70, 78, 82, 86, 93, 97, 5,	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0, GOE 1	66,	87			Global Output Enable input pins.
Y0, Y1, Y2	11,	65,	62		Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
RESET	15				Active Low (0) Reset pin which resets all of the registers in the device.
BSCAN	14				Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The TMS, TDI, TDO and TCK options become active.
TDI/IN 0 <sup>2</sup>	16				Input - This pin performs two functions. When BSCAN is logic low, it functions as an input pin to load programming data into the device. TDI/IN0 also is used as one of the two control pins for the JTAG state machine. When BSCAN is high, it functions as a dedicated input pin.
TMS/IN 1 <sup>2</sup>	37				Input - This pin performs two functions. When BSCAN is logic low, it functions as a pin to control the operation of the JTAG state machine. When BSCAN is high, it functions as a dedicated input pin.
TDO/IN 2 <sup>2</sup>	39				Output/Input - This pin performs two functions. When BSCAN is logic low, it functions as an output pin to read serial shift register data. When BSCAN is high, it functions as a dedicated input pin.
TCK/IN 3 <sup>2</sup>	60				Input - This pin performs two functions. When $\overline{\text{BSCAN}}$ is logic low, it functions as a clock pin for the Serial Shift Register. When $\overline{\text{BSCAN}}$ is high, it functions as a dedicated input pin.
GND	2, 51,	13, 63,	25, 74,	38, 88	Ground (GND)
VCC	12,	64			V <sub>CC</sub>
VCCIO	1,	24,	52,	75	Supply voltage for output drivers, 5V or 3.3V. All VCCIO pins must be connected to the same voltage level.
NC <sup>1</sup>	10, 50, 89,	26, 61, 99,	27, 76, 100	49, 77,	No Connect.

<sup>1.</sup> NC pins are not to be connected to any active signals, VCC or GND.


Table 2-0002-2064E.eps

<sup>2.</sup> Pins have dual function capability.



## Pin Configuration

#### ispLSI 2064E 100-Pin TQFP Pinout Diagram




0766A-2064E

- 1. NC pins are not to be connected to any active signals, VCC or GND.
- 2. Pins have dual function capability.



## Part Number Description



## ispLSI 2064E Ordering Information

#### **COMMERCIAL**

FAMILY	fmax (MHz)	tpd (ns)	PACKAGE	
	200	4.5	ispLSI 2064E-200LT100	100-Pin TQFP
ispLSI	135	7.5	ispLSI 2064E-135LT100	100-Pin TQFP
	100	10	ispLSI 2064E-100LT100	100-Pin TQFP

Table 2-0041A/2064E