

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Discontinued at Digi-Key |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT |
| Number of I/O | 24 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V |
| Data Converters | A/D 12bit SAR; D/A 12bit |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-WFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b140f64gm32-a |

1. Feature List

The EFM32TG11 highlighted features are listed below.

- ARM Cortex-M0+ CPU platform
 - · High performance 32-bit processor @ up to 48 MHz
 - · Memory Protection Unit
 - Wake-up Interrupt Controller
- Flexible Energy Management System
 - 37 µA/MHz in Active Mode (EM0)
 - 1.30 µA EM2 Deep Sleep current (8 kB RAM retention and RTCC running from LFRCO)
- Integrated DC-DC buck converter
- Backup Power Domain
 - RTCC and retention registers in a separate power domain, available in all energy modes
 - Operation from backup battery when main power absent/ insufficient
- Up to 128 kB flash program memory
- Up to 32 kB RAM data memory
- · Communication Interfaces
 - · CAN Bus Controller
 - Version 2.0A and 2.0B up to 1 Mbps
 - 4 × Universal Synchronous/Asynchronous Receiver/ Transmitter
 - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S/LIN
 - · Triple buffered full/half-duplex operation with flow control
 - Ultra high speed (24 MHz) operation on one instance
 - 1 × Universal Asynchronous Receiver/ Transmitter
 - 1 × Low Energy UART
 - · Autonomous operation with DMA in Deep Sleep Mode
 - 2 × I²C Interface with SMBus support
 - · Address recognition in EM3 Stop Mode

Up to 67 General Purpose I/O Pins

- Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
- · Configurable peripheral I/O locations
- · 5 V tolerance on select pins
- Asynchronous external interrupts
- · Output state retention and wake-up from Shutoff Mode
- Up to 8 Channel DMA Controller
- Up to 8 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling
- · Hardware Cryptography
 - AES 128/256-bit keys
 - ECC B/K163, B/K233, P192, P224, P256
 - SHA-1 and SHA-2 (SHA-224 and SHA-256)
 - True Random Number Generator (TRNG)
- · Hardware CRC engine
 - Single-cycle computation with 8/16/32-bit data and 16-bit (programmable)/32-bit (fixed) polynomial
- Security Management Unit (SMU)
 - · Fine-grained access control for on-chip peripherals
- Integrated Low-energy LCD Controller with up to 8 × 32 segments
 - Voltage boost, contrast and autonomous animation
 - · Patented low-energy LCD driver
- Ultra Low-Power Precision Analog Peripherals
 - 12-bit 1 Msamples/s Analog to Digital Converter (ADC)
 - · On-chip temperature sensor
 - 2 × 12-bit 500 ksamples/s Digital to Analog Converter (VDAC)
 - Up to 2 × Analog Comparator (ACMP)
 - Up to 4 × Operational Amplifier (OPAMP)
 - Robust current-based capacitive sensing with up to 38 inputs and wake-on-touch (CSEN)
 - Up to 62 GPIO pins are analog-capable. Flexible analog peripheral-to-pin routing via Analog Port (APORT)
 - Supply Voltage Monitor

2. Ordering Information

Table 2.1. Ordering Information

| Oudavius Cada | Flash | RAM | DC-DC Con- | LCD | CDIO | Daakawa | Tama Banga |
|--|-------|------|---------------|-----|------|---------|---------------|
| Ordering Code | (kB) | (kB) | verter | LCD | GPIO | Package | Temp Range |
| EFM32TG11B520F128GM80-A EFM32TG11B520F128GQ80-A | 128 | 32 | Yes | Yes | 67 | QFN80 | -40 to +85°C |
| | 128 | 32 | Yes | Yes | 63 | QFP80 | -40 to +85°C |
| EFM32TG11B520F128IM80-A | 128 | 32 | Yes | Yes | 67 | QFN80 | -40 to +125°C |
| EFM32TG11B520F128IQ80-A | 128 | 32 | Yes | Yes | 63 | QFP80 | -40 to +125°C |
| EFM32TG11B540F64GM80-A | 64 | 32 | Yes | Yes | 67 | QFN80 | -40 to +85°C |
| EFM32TG11B540F64GQ80-A | 64 | 32 | Yes | Yes | 63 | QFP80 | -40 to +85°C |
| EFM32TG11B540F64IM80-A | 64 | 32 | Yes | Yes | 67 | QFN80 | -40 to +125°C |
| EFM32TG11B540F64IQ80-A | 64 | 32 | Yes | Yes | 63 | QFP80 | -40 to +125°C |
| EFM32TG11B520F128GM64-A | 128 | 32 | Yes | Yes | 53 | QFN64 | -40 to +85°C |
| EFM32TG11B520F128GQ64-A | 128 | 32 | Yes | Yes | 50 | QFP64 | -40 to +85°C |
| EFM32TG11B520F128IM64-A | 128 | 32 | Yes | Yes | 53 | QFN64 | -40 to +125°C |
| EFM32TG11B520F128IQ64-A | 128 | 32 | Yes | Yes | 50 | QFP64 | -40 to +125°C |
| EFM32TG11B540F64GM64-A | 64 | 32 | Yes | Yes | 53 | QFN64 | -40 to +85°C |
| EFM32TG11B540F64GQ64-A | 64 | 32 | Yes | Yes | 50 | QFP64 | -40 to +85°C |
| EFM32TG11B540F64IM64-A | 64 | 32 | Yes | Yes | 53 | QFN64 | -40 to +125°C |
| EFM32TG11B540F64IQ64-A | 64 | 32 | Yes | Yes | 50 | QFP64 | -40 to +125°C |
| EFM32TG11B520F128GQ48-A | 128 | 32 | Yes | Yes | 34 | QFP48 | -40 to +85°C |
| EFM32TG11B520F128IQ48-A | 128 | 32 | Yes | Yes | 34 | QFP48 | -40 to +125°C |
| EFM32TG11B540F64GQ48-A | 64 | 32 | Yes | Yes | 34 | QFP48 | -40 to +85°C |
| EFM32TG11B540F64IQ48-A | 64 | 32 | Yes | Yes | 34 | QFP48 | -40 to +125°C |
| EFM32TG11B520F128GM32-A | 128 | 32 | Yes | Yes | 22 | QFN32 | -40 to +85°C |
| EFM32TG11B520F128IM32-A | 128 | 32 | Yes | Yes | 22 | QFN32 | -40 to +125°C |
| EFM32TG11B540F64GM32-A | 64 | 32 | Yes | Yes | 22 | QFN32 | -40 to +85°C |
| EFM32TG11B540F64IM32-A | 64 | 32 | Yes | Yes | 22 | QFN32 | -40 to +125°C |
| EFM32TG11B320F128GM64-A | 128 | 32 | No | Yes | 56 | QFN64 | -40 to +85°C |
| EFM32TG11B320F128GQ64-A | 128 | 32 | No | Yes | 53 | QFP64 | -40 to +85°C |
| EFM32TG11B320F128IM64-A | 128 | 32 | No | Yes | 56 | QFN64 | -40 to +125°C |
| EFM32TG11B320F128IQ64-A | 128 | 32 | No | Yes | 53 | QFP64 | -40 to +125°C |
| EFM32TG11B340F64GM64-A | 64 | 32 | No | Yes | 56 | QFN64 | -40 to +85°C |
| EFM32TG11B340F64GQ64-A | 64 | 32 | No | Yes | 53 | QFP64 | -40 to +85°C |
| EFM32TG11B340F64IM64-A | 64 | 32 | No | Yes | 56 | QFN64 | -40 to +125°C |
| EFM32TG11B340F64IQ64-A | 64 | 32 | No | Yes | 53 | QFP64 | -40 to +125°C |

| | 3.10 Core and Memory | .16 |
|----|--|------|
| | 3.10.1 Processor Core | |
| | 3.10.2 Memory System Controller (MSC) | |
| | 3.10.3 Linked Direct Memory Access Controller (LDMA) | |
| | 3.10.4 Bootloader | |
| | 3.11 Memory Map | .17 |
| | 3.12 Configuration Summary | .18 |
| 4. | Electrical Specifications | . 19 |
| | 4.1 Electrical Characteristics | .19 |
| | 4.1.1 Absolute Maximum Ratings | |
| | 4.1.2 Operating Conditions | .20 |
| | 4.1.3 Thermal Characteristics | .22 |
| | 4.1.4 DC-DC Converter | .23 |
| | 4.1.5 Backup Supply Domain | |
| | 4.1.6 Current Consumption | |
| | 4.1.7 Wake Up Times | |
| | 4.1.8 Brown Out Detector (BOD) | |
| | 4.1.9 Oscillators | |
| | 4.1.10 Flash Memory Characteristics | |
| | 4.1.11 General-Purpose I/O (GPIO) | |
| | 4.1.12 Voltage Monitor (VMON) | |
| | 4.1.13 Analog to Digital Converter (ADC) | |
| | 4.1.14 Analog Comparator (ACMP) | |
| | 4.1.15 Digital to Analog Converter (VDAC) | |
| | 4.1.17 Operational Amplifier (OPAMP) | |
| | 4.1.18 LCD Driver | |
| | 4.1.19 Pulse Counter (PCNT) | |
| | 4.1.20 Analog Port (APORT) | |
| | 4.1.21 I2C | |
| | 4.1.22 USART SPI | |
| | 4.2 Typical Performance Curves | 64 |
| | 4.2.1 Supply Current | |
| | 4.2.2 DC-DC Converter | |
| 5 | Pin Definitions | 72 |
| Ο. | 5.1 EFM32TG11B5xx in QFP80 Device Pinout | |
| | 5.1 EFM32TG11B5xx in QFN80 Device Pinout | |
| | | |
| | 5.3 EFM32TG11B5xx in QFP64 Device Pinout | .78 |
| | 5.4 EFM32TG11B3xx in QFP64 Device Pinout | .80 |
| | 5.5 EFM32TG11B1xx in QFP64 Device Pinout | .82 |
| | 5.6 EFM32TG11B5xx in QFN64 Device Pinout | .84 |
| | 5.7 EFM32TG11B3xx in QFN64 Device Pinout | .86 |
| | 5.8 FFM32TG11B1xx in OFN64 Device Pinout | 88 |

3.3 General Purpose Input/Output (GPIO)

EFM32TG11 has up to 67 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.4 Clocking

3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32TG11. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.4.2 Internal and External Oscillators

The EFM32TG11 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 4 to 48 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system. The HFRCO employs fast startup at minimal
 energy consumption combined with a wide frequency range. When crystal accuracy is not required, it can be operated in free-running mode at a number of factory-calibrated frequencies. A digital phase-locked loop (DPLL) feature allows the HFRCO to achieve
 higher accuracy and stability by referencing other available clock sources such as LFXO and HFXO.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.5 Counters/Timers and PWM

3.5.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER 0 only.

3.5.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER 0 only.

3.5.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes down to EM4H.

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB} =25 °C and V_{DD} = 3.3 V, by production test and/or technology characterization.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to 4.1.2.1 General Operating Conditions for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-------------------------------------|------------------------|--|------|-----|--------------------------------|--------|
| Storage temperature range | T _{STG} | | -50 | _ | 150 | °C |
| Voltage on any supply pin | V _{DDMAX} | | -0.3 | _ | 3.8 | V |
| Voltage ramp rate on any supply pin | V _{DDRAMPMAX} | | _ | _ | 1 | V / µs |
| DC voltage on any GPIO pin | V _{DIGPIN} | 5V tolerant GPIO pins ^{1 2 3} | -0.3 | _ | Min of 5.25 and IOVDD +2 | V |
| | | LCD pins ³ | -0.3 | _ | Min of 3.8 and IOVDD +2 | V |
| | | Standard GPIO pins | -0.3 | _ | IOVDD+0.3 | V |
| Total current into VDD power lines | I _{VDDMAX} | Source | _ | _ | 200 | mA |
| Total current into VSS ground lines | I _{VSSMAX} | Sink | _ | _ | 200 | mA |
| Current per I/O pin | I _{IOMAX} | Sink | _ | _ | 50 | mA |
| | | Source | _ | _ | 50 | mA |
| Current for all I/O pins | I _{IOALLMAX} | Sink | _ | _ | 200 | mA |
| | | Source | _ | _ | 200 | mA |
| Junction temperature | TJ | -G grade devices | -40 | _ | 105 | °C |
| | | -I grade devices | -40 | _ | 125 | °C |

- 1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.
- 2. Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS), the pin voltage maximum is IOVDD + 0.3 V, to avoid exceeding the maximum IO current specifications.
- 3. To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO_Px_OVTDIS register. Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

4.1.9.4 High-Frequency RC Oscillator (HFRCO)

Table 4.14. High-Frequency RC Oscillator (HFRCO)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-------------------------------------|---------------------------|---|-----|-----|-----|-------|
| Frequency accuracy | f _{HFRCO_ACC} | At production calibrated frequencies, across supply voltage and temperature | TBD | _ | TBD | % |
| Start-up time | t _{HFRCO} | f _{HFRCO} ≥ 19 MHz | _ | 300 | _ | ns |
| | | 4 < f _{HFRCO} < 19 MHz | _ | 1 | _ | μs |
| | | f _{HFRCO} ≤ 4 MHz | _ | 2.5 | _ | μs |
| Current consumption on all | I _{HFRCO} | f _{HFRCO} = 48 MHz | _ | 258 | TBD | μA |
| supplies | | f _{HFRCO} = 38 MHz | _ | 218 | TBD | μA |
| | | f _{HFRCO} = 32 MHz | _ | 182 | TBD | μA |
| | | f _{HFRCO} = 26 MHz | _ | 156 | TBD | μA |
| | | f _{HFRCO} = 19 MHz | _ | 130 | TBD | μA |
| | | f _{HFRCO} = 16 MHz | _ | 112 | TBD | μA |
| | | f _{HFRCO} = 13 MHz | _ | 101 | TBD | μA |
| | | f _{HFRCO} = 7 MHz | _ | 80 | TBD | μA |
| | | f _{HFRCO} = 4 MHz | _ | 29 | TBD | μA |
| | | f _{HFRCO} = 2 MHz | _ | 26 | TBD | μA |
| | | f _{HFRCO} = 1 MHz | _ | 24 | TBD | μA |
| | | f _{HFRCO} = 40 MHz, DPLL enabled | _ | 393 | TBD | μA |
| | | f _{HFRCO} = 32 MHz, DPLL enabled | _ | 313 | TBD | μA |
| | | f _{HFRCO} = 16 MHz, DPLL enabled | _ | 180 | TBD | μA |
| | | f _{HFRCO} = 4 MHz, DPLL enabled | _ | 46 | TBD | μA |
| | | f _{HFRCO} = 1 MHz, DPLL enabled | _ | 33 | TBD | μA |
| Coarse trim step size (% of period) | SS _{HFRCO_COARS} | | _ | 0.8 | _ | % |
| Fine trim step size (% of period) | SS _{HFRCO_FINE} | | _ | 0.1 | _ | % |
| Period jitter | PJ _{HFRCO} | | _ | 0.2 | _ | % RMS |

4.1.12 Voltage Monitor (VMON)

Table 4.19. Voltage Monitor (VMON)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|------------------------------------|-------------------------|--|------|------|-----|------|
| Supply current (including I_SENSE) | I _{VMON} | In EM0 or EM1, 1 supply monitored, T ≤ 85 °C | _ | 6.3 | TBD | μA |
| | | In EM0 or EM1, 4 supplies monitored, T ≤ 85 °C | _ | 12.5 | TBD | μA |
| | | In EM2, EM3 or EM4, 1 supply monitored and above threshold | _ | 62 | _ | nA |
| | | In EM2, EM3 or EM4, 1 supply monitored and below threshold | _ | 62 | _ | nA |
| | | In EM2, EM3 or EM4, 4 supplies monitored and all above threshold | _ | 99 | _ | nA |
| | | In EM2, EM3 or EM4, 4 supplies monitored and all below threshold | | 99 | _ | nA |
| Loading of monitored supply | I _{SENSE} | In EM0 or EM1 | _ | 2 | _ | μA |
| | | In EM2, EM3 or EM4 | _ | 2 | _ | nA |
| Threshold range | V _{VMON_RANGE} | | 1.62 | _ | 3.4 | V |
| Threshold step size | N _{VMON_STESP} | Coarse | _ | 200 | _ | mV |
| | | Fine | _ | 20 | _ | mV |
| Response time | t _{VMON_RES} | Supply drops at 1V/µs rate | _ | 460 | _ | ns |
| Hysteresis | V _{VMON_HYST} | | | 26 | _ | mV |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|--------------------------|---|-----|------|-----|------|
| Signal to noise and distortion ratio (1 kHz sine wave), | SNDR _{DAC} | 500 ksps, single-ended, internal 1.25V reference | _ | 60.4 | _ | dB |
| Noise band limited to 250 kHz | | 500 ksps, single-ended, internal 2.5V reference | _ | 61.6 | _ | dB |
| | | 500 ksps, single-ended, 3.3V VDD reference | _ | 64.0 | _ | dB |
| | | 500 ksps, differential, internal 1.25V reference | _ | 63.3 | _ | dB |
| | | 500 ksps, differential, internal 2.5V reference | _ | 64.4 | _ | dB |
| | | 500 ksps, differential, 3.3V VDD reference | _ | 65.8 | _ | dB |
| Signal to noise and distortion ratio (1 kHz sine wave), | SNDR _{DAC_BAND} | 500 ksps, single-ended, internal 1.25V reference | _ | 65.3 | _ | dB |
| Noise band limited to 22 kHz | | 500 ksps, single-ended, internal 2.5V reference | _ | 66.7 | _ | dB |
| | | 500 ksps, differential, 3.3V VDD reference | _ | 68.5 | _ | dB |
| | | 500 ksps, differential, internal 1.25V reference | _ | 67.8 | _ | dB |
| | | 500 ksps, differential, internal 2.5V reference | _ | 69.0 | _ | dB |
| | | 500 ksps, single-ended, 3.3V VDD reference | _ | 70.0 | _ | dB |
| Total harmonic distortion | THD | | _ | 70.2 | _ | dB |
| Differential non-linearity ³ | DNL _{DAC} | | TBD | _ | TBD | LSB |
| Intergral non-linearity | INL _{DAC} | | TBD | _ | TBD | LSB |
| Offset error ⁵ | V _{OFFSET} | T = 25 °C | TBD | _ | TBD | mV |
| | | Across operating temperature range | TBD | _ | TBD | mV |
| Gain error ⁵ | V_{GAIN} | T = 25 °C, Low-noise internal reference (REFSEL = 1V25LN or 2V5LN) | TBD | _ | TBD | % |
| | | Across operating temperature range, Low-noise internal reference (REFSEL = 1V25LN or 2V5LN) | TBD | _ | TBD | % |
| External load capactiance, OUTSCALE=0 | C _{LOAD} | | _ | _ | 75 | pF |

4.1.19 Pulse Counter (PCNT)

Table 4.26. Pulse Counter (PCNT)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------|-----------------|--|-----|-----|-----|------|
| Input frequency | F _{IN} | Asynchronous Single and Quadrature Modes | _ | _ | 20 | MHz |
| | | Sampled Modes with Debounce filter set to 0. | _ | _ | 8 | kHz |

4.1.20 Analog Port (APORT)

Table 4.27. Analog Port (APORT)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------------|--------------------|----------------------|-----|-----|-----|------|
| Supply current ² | I _{APORT} | Operation in EM0/EM1 | _ | 7 | _ | μΑ |
| | | Operation in EM2/EM3 | _ | 915 | _ | nA |

- 1. Specified current is for continuous APORT operation. In applications where the APORT is not requested continuously (e.g. periodic ACMP requests from LESENSE in EM2), the average current requirements can be estimated by mutiplying the duty cycle of the requests by the specified continuous current number.
- 2. Supply current increase that occurs when an analog peripheral requests access to APORT. This current is not included in reported module currents. Additional peripherals requesting access to APORT do not incur further current.

4.1.21.3 I2C Fast-mode Plus (Fm+)¹

Table 4.30. I2C Fast-mode Plus (Fm+)¹

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|----------------|------|-----|------|------|
| SCL clock frequency ² | f _{SCL} | | 0 | _ | 1000 | kHz |
| SCL clock low time | t _{LOW} | | 0.5 | _ | _ | μs |
| SCL clock high time | t _{HIGH} | | 0.26 | _ | _ | μs |
| SDA set-up time | t _{SU_DAT} | | 50 | _ | _ | ns |
| SDA hold time | t _{HD_DAT} | | 100 | _ | _ | ns |
| Repeated START condition set-up time | t _{SU_STA} | | 0.26 | _ | _ | μs |
| (Repeated) START condition hold time | t _{HD_STA} | | 0.26 | _ | _ | μs |
| STOP condition set-up time | t _{SU_STO} | | 0.26 | _ | _ | μs |
| Bus free time between a STOP and START condition | t _{BUF} | | 0.5 | _ | _ | μs |

- 1. For CLHR set to 0 or 1 in the I2Cn_CTRL register.
- 2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual.

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------------|----------|--------|---|
| PA14 | 8 | GPIO | RESETn | 9 | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 10 | GPIO | AVDD | 11 | Analog power supply. |
| PB13 | 12 | GPIO | PB14 | 13 | GPIO |
| PD4 | 15 | GPIO | PD5 | 16 | GPIO |
| PD6 | 17 | GPIO | PD7 | 18 | GPIO |
| VREGSW | 20 | DCDC regulator switching node | VREGVDD | 21 | Voltage regulator VDD input |
| DVDD | 22 | Digital power supply. | DECOUPLE | 23 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 24 | GPIO | PE5 | 25 | GPIO |
| PC15 | 26 | GPIO (5V) | PF0 | 27 | GPIO (5V) |
| PF1 | 28 | GPIO (5V) | PF2 | 29 | GPIO |
| PE11 | 31 | GPIO | PE12 | 32 | GPIO |

Note:

1. GPIO with 5V tolerance are indicated by (5V).

| Alternate | LOCA | ATION | |
|-------------------------|---------|-------|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| LCD_SEG9 | 0: PE13 | | LCD segment line 9. |
| LCD_SEG10 | 0: PE14 | | LCD segment line 10. |
| LCD_SEG11 | 0: PE15 | | LCD segment line 11. |
| LCD_SEG12 | 0: PA15 | | LCD segment line 12. |
| LCD_SEG13 | 0: PA0 | | LCD segment line 13. |
| LCD_SEG14 | 0: PA1 | | LCD segment line 14. |
| LCD_SEG15 | 0: PA2 | | LCD segment line 15. |
| LCD_SEG16 | 0: PA3 | | LCD segment line 16. |
| LCD_SEG17 | 0: PA4 | | LCD segment line 17. |
| LCD_SEG18 | 0: PA5 | | LCD segment line 18. |
| LCD_SEG19 | 0: PA6 | | LCD segment line 19. |
| LCD_SEG20 / LCD_COM4 | 0: PB3 | | LCD segment line 20. This pin may also be used as LCD COM line 4 |
| LCD_SEG21 / LCD_COM5 | 0: PB4 | | LCD segment line 21. This pin may also be used as LCD COM line 5 |

| Alternate | LOCA | ATION | |
|---------------|--|------------------------------|---|
| Functionality | 0 - 3 | 4 - 7 | Description |
| LETIM0_OUT1 | 0: PD7 1: PB12 2: PF1 3: PC5 | 4: PE13 5: PC15 6: PA9 | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | 0: PD5 1: PB14 2: PE15 3: PF1 | 4: PA0 5: PC15 | LEUART0 Receive input. |
| LEU0_TX | 0: PD4 1: PB13 2: PE14 3: PF0 | 4: PF2 5: PC14 | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | 0: PB8 | | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | 0: PB7 | | Low Frequency Crystal (typically 32.768 kHz) positive pin. |
| OPA0_N | 0: PC5 | | Operational Amplifier 0 external negative input. |
| OPA0_P | 0: PC4 | | Operational Amplifier 0 external positive input. |
| OPA1_N | 0: PD7 | | Operational Amplifier 1 external negative input. |
| OPA1_P | 0: PD6 | | Operational Amplifier 1 external positive input. |
| OPA2_N | 0: PD3 | | Operational Amplifier 2 external negative input. |
| OPA2_OUT | 0: PD5 | | Operational Amplifier 2 output. |
| OPA2_OUTALT | 0: PD0 | | Operational Amplifier 2 alternative output. |
| OPA2_P | 0: PD4 | | Operational Amplifier 2 external positive input. |

| Alternate | LOCA | ATION | | | | | | | | |
|---------------|---|----------------------------|--|--|--|--|--|--|--|--|
| Functionality | 0 - 3 | 4 - 7 | Description | | | | | | | |
| | 0: PA0 | 4: PF0 | | | | | | | | |
| TIM0_CC0 | 2: PD1 3: PB6 | 5: PC4 6: PA8 7: PA1 | Timer 0 Capture Compare input / output channel 0. | | | | | | | |
| | 0: PA1 | 4: PF1 5: PC5 | | | | | | | | |
| TIM0_CC1 | 2: PD2 3: PC0 | 6: PA9 7: PA0 | Timer 0 Capture Compare input / output channel 1. | | | | | | | |
| | 0: PA2 | 4: PF2 | | | | | | | | |
| TIM0_CC2 | 2: PD3 3: PC1 | 6: PA10 7: PA13 | Timer 0 Capture Compare input / output channel 2. | | | | | | | |
| TIM0_CDTI0 | 0: PA3 1: PC13 2: PF3 3: PC2 | 4: PB7 | Timer 0 Complimentary Dead Time Insertion channel 0. | | | | | | | |
| TIM0_CDTI1 | 0: PA4 1: PC14 2: PF4 3: PC3 | 4: PB8 | Timer 0 Complimentary Dead Time Insertion channel 1. | | | | | | | |
| TIM0_CDTI2 | 0: PA5 1: PC15 2: PF5 3: PC4 | 4: PB11 | Timer 0 Complimentary Dead Time Insertion channel 2. | | | | | | | |
| TIM1_CC0 | 0: PC13 1: PE10 | 4: PD6 5: PF2 | Timer 1 Capture Compare input / output channel 0. | | | | | | | |
| | 3: PB7 | | | | | | | | | |
| TIM1_CC1 | 0: PC14 1: PE11 | 4: PD7 5: PF3 | Timer 1 Capture Compare input / output channel 1. | | | | | | | |
| | 3: PB8 | | | | | | | | | |
| TIM1_CC2 | 0: PC15 1: PE12 | 4: PC13 5: PF4 | Timer 1 Capture Compare input / output channel 2. | | | | | | | |
| | 3: PB11 | | | | | | | | | |
| TIM1_CC3 | 0: PC12 1: PE13 2: PB3 3: PB12 | 4: PC14 6: PF5 | Timer 1 Capture Compare input / output channel 3. | | | | | | | |
| U0_CTS | 2: PA5 3: PC13 | 4: PB7 5: PD5 | UART0 Clear To Send hardware flow control input. | | | | | | | |
| U0_RTS | 2: PA6 3: PC12 | 4: PB8 5: PD6 | UART0 Request To Send hardware flow control output. | | | | | | | |
| U0_RX | 2: PA4 3: PC15 | 4: PC5 5: PF2 6: PE4 | UART0 Receive input. | | | | | | | |

| Port | Bus | CH31 | CH30 | CH29 | CH28 | CH27 | CH26 | CH25 | CH24 | CH23 | CH22 | CH21 | CH20 | CH19 | CH18 | CH17 | CH16 | CH15 | CH14 | CH13 | CH12 | CH11 | CH10 | СНЭ | CH8 | CH7 | 9Н2 | CH5 | CH4 | СНЗ | CH2 | CH1 | СНО |
|---------|-----------------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| VD | VDAC0_OUT1 / OPA1_OUT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| APORT1Y | BUSAY | | | PB13 | | PB11 | | | | | | PB5 | | PB3 | | | | PA15 | | PA13 | | | | PA9 | | | | PA5 | | PA3 | | PA1 | |
| APORT2Y | BUSBY | | PB14 | | PB12 | | | | | | PB6 | | PB4 | | | | | | PA14 | | | | PA10 | | | | PA6 | | PA4 | | PA2 | | PA0 |
| APORT3Y | BUSCY | | | | | | | | | | | PF5 | | PF3 | | PF1 | | PE15 | | PE13 | | PE11 | | PE9 | | PE7 | | PE5 | | | | | |
| APORT4Y | BUSDY | | | | | | | | | | | | PF4 | | PF2 | | PF0 | | PE14 | | PE12 | | PE10 | | PE8 | | PE6 | | PE4 | | | | |

7. QFN80 Package Specifications

7.1 QFN80 Package Dimensions




Figure 7.1. QFN80 Package Drawing

Table 7.1. QFN80 Package Dimensions

| Dimension | Min | Тур | Max | | | | | | | | |
|-----------|----------------|----------------|------|--|--|--|--|--|--|--|--|
| Α | 0.70 | 0.75 | 0.80 | | | | | | | | |
| A1 | 0.00 | _ | 0.05 | | | | | | | | |
| b | 0.20 | 0.30 | | | | | | | | | |
| A3 | | 0.203 REF | | | | | | | | | |
| D | 9.00 BSC | | | | | | | | | | |
| е | 0.40 BSC | | | | | | | | | | |
| Е | 9.00 BSC | | | | | | | | | | |
| D2 | 7.10 7.20 7.30 | | | | | | | | | | |
| E2 | 7.10 | 7.10 7.20 7.30 | | | | | | | | | |
| L | 0.35 0.40 0.45 | | | | | | | | | | |
| aaa | 0.10 | | | | | | | | | | |
| bbb | 0.10 | | | | | | | | | | |
| ccc | 0.10 | | | | | | | | | | |
| ddd | 0.05 | | | | | | | | | | |
| eee | | 0.08 | | | | | | | | | |

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9. QFN64 Package Specifications

9.1 QFN64 Package Dimensions




Figure 9.1. QFN64 Package Drawing

Table 9.1. QFN64 Package Dimensions

| Dimension | Min | Тур | Max | | | | | | | |
|-----------|-----------|----------|------|--|--|--|--|--|--|--|
| A | 0.70 | 0.75 | 0.80 | | | | | | | |
| A1 | 0.00 | _ | 0.05 | | | | | | | |
| b | 0.20 | 0.25 | 0.30 | | | | | | | |
| A3 | 0.203 REF | | | | | | | | | |
| D | | 9.00 BSC | | | | | | | | |
| е | 0.50 BSC | | | | | | | | | |
| Е | 9.00 BSC | | | | | | | | | |
| D2 | 7.10 | 7.20 | 7.30 | | | | | | | |
| E2 | 7.10 | 7.20 | 7.30 | | | | | | | |
| L | 0.40 | 0.45 | 0.50 | | | | | | | |
| L1 | 0.00 | _ | 0.10 | | | | | | | |
| aaa | 0.10 | | | | | | | | | |
| bbb | 0.10 | | | | | | | | | |
| ccc | 0.10 | | | | | | | | | |
| ddd | 0.05 | | | | | | | | | |
| eee | | 0.08 | | | | | | | | |

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11.2 QFN32 PCB Land Pattern




Figure 11.2. QFN32 PCB Land Pattern Drawing