Welcome to <u>E-XFL.COM</u>

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

2 0 0 0 0 0	
Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 12bit SAR; D/A 12bit
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TJ)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b140f64im32-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1. Feature List

The EFM32TG11 highlighted features are listed below.

## ARM Cortex-M0+ CPU platform

- High performance 32-bit processor @ up to 48 MHz
- Memory Protection Unit
- Wake-up Interrupt Controller
- Flexible Energy Management System
  - 37 µA/MHz in Active Mode (EM0)
  - 1.30 µA EM2 Deep Sleep current (8 kB RAM retention and RTCC running from LFRCO)
- Integrated DC-DC buck converter
- Backup Power Domain
  - RTCC and retention registers in a separate power domain, available in all energy modes
  - Operation from backup battery when main power absent/ insufficient
- Up to 128 kB flash program memory
- Up to 32 kB RAM data memory
- Communication Interfaces
  - CAN Bus Controller
    - Version 2.0A and 2.0B up to 1 Mbps
  - 4 × Universal Synchronous/Asynchronous Receiver/ Transmitter
    - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S/LIN
    - Triple buffered full/half-duplex operation with flow control
    - Ultra high speed (24 MHz) operation on one instance
  - 1 × Universal Asynchronous Receiver/ Transmitter
  - 1 × Low Energy UART
    - Autonomous operation with DMA in Deep Sleep Mode
  - $2 \times I^2C$  Interface with SMBus support
    - Address recognition in EM3 Stop Mode

## Up to 67 General Purpose I/O Pins

- Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
- Configurable peripheral I/O locations
- · 5 V tolerance on select pins
- Asynchronous external interrupts
- Output state retention and wake-up from Shutoff Mode
- Up to 8 Channel DMA Controller
- Up to 8 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling
- Hardware Cryptography
  - AES 128/256-bit keys
  - ECC B/K163, B/K233, P192, P224, P256
  - SHA-1 and SHA-2 (SHA-224 and SHA-256)
  - True Random Number Generator (TRNG)
- Hardware CRC engine
  - Single-cycle computation with 8/16/32-bit data and 16-bit (programmable)/32-bit (fixed) polynomial
- Security Management Unit (SMU)
  - Fine-grained access control for on-chip peripherals
- Integrated Low-energy LCD Controller with up to 8 × 32 segments
  - Voltage boost, contrast and autonomous animation
  - Patented low-energy LCD driver
- Ultra Low-Power Precision Analog Peripherals
  - 12-bit 1 Msamples/s Analog to Digital Converter (ADC)
    - On-chip temperature sensor
  - 2 × 12-bit 500 ksamples/s Digital to Analog Converter (VDAC)
  - Up to 2 × Analog Comparator (ACMP)
  - Up to 4 × Operational Amplifier (OPAMP)
  - Robust current-based capacitive sensing with up to 38 inputs and wake-on-touch (CSEN)
  - Up to 62 GPIO pins are analog-capable. Flexible analog peripheral-to-pin routing via Analog Port (APORT)
  - Supply Voltage Monitor

### 3.8.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

#### 3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

#### 3.8.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

#### 3.8.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The CSEN module uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

#### 3.8.5 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

### 3.8.6 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

### 3.8.7 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x32 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD module supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

#### 3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32TG11. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

### 4.1.6 Current Consumption

### 4.1.6.1 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 3.3 V. T = 25 °C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

## Table 4.6. Current Consumption 3.3 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis-	I <sub>ACTIVE</sub>	48 MHz crystal, CPU running while loop from flash	_	45	_	µA/MHz
abled		48 MHz HFRCO, CPU running while loop from flash		44	TBD	µA/MHz
		48 MHz HFRCO, CPU running Prime from flash		57		µA/MHz
		48 MHz HFRCO, CPU running CoreMark loop from flash		71	_	µA/MHz
		32 MHz HFRCO, CPU running while loop from flash		45	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash		46	TBD	µA/MHz
		16 MHz HFRCO, CPU running while loop from flash		50		µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	161	TBD	µA/MHz
Current consumption in EM0 mode with all peripherals dis- abled and voltage scaling enabled	I <sub>ACTIVE_VS</sub>	19 MHz HFRCO, CPU running while loop from flash	—	41	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	145	_	µA/MHz
Current consumption in EM1	I <sub>EM1</sub>	48 MHz crystal	—	34	_	µA/MHz
mode with all peripherals disabled		48 MHz HFRCO	—	33	TBD	µA/MHz
		32 MHz HFRCO	—	34		µA/MHz
		26 MHz HFRCO	—	35	TBD	µA/MHz
		16 MHz HFRCO	—	39	_	µA/MHz
		1 MHz HFRCO	—	150	TBD	µA/MHz
Current consumption in EM1	I <sub>EM1_VS</sub>	19 MHz HFRCO	—	32	_	µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled		1 MHz HFRCO	_	136		µA/MHz
Current consumption in EM2 mode, with voltage scaling	I <sub>EM2_VS</sub>	Full 32 kB RAM retention and RTCC running from LFXO		1.48	_	μA
enabled		Full 32 kB RAM retention and RTCC running from LFRCO	_	1.86		μA
		8 kB (1 bank) RAM retention and RTCC running from LFRCO <sup>2</sup>		1.59	TBD	μΑ
Current consumption in EM3 mode, with voltage scaling enabled	I <sub>EM3_VS</sub>	Full 32 kB RAM retention and CRYOTIMER running from ULFR- CO		1.23	TBD	μA

### 4.1.6.3 Current Consumption 1.8 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 1.8 V. T = 25 °C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

## Table 4.8. Current Consumption 1.8 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis-	IACTIVE	48 MHz crystal, CPU running while loop from flash	_	45	_	µA/MHz
abled		48 MHz HFRCO, CPU running while loop from flash	_	44	_	µA/MHz
		48 MHz HFRCO, CPU running Prime from flash	_	57	_	µA/MHz
		48 MHz HFRCO, CPU running CoreMark loop from flash	_	71		µA/MHz
		32 MHz HFRCO, CPU running while loop from flash	_	45	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	46	_	µA/MHz
		16 MHz HFRCO, CPU running while loop from flash	_	49	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	158	—	µA/MHz
Current consumption in EM0 mode with all peripherals dis- abled and voltage scaling enabled	IACTIVE_VS	19 MHz HFRCO, CPU running while loop from flash	—	41	—	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	142	_	µA/MHz
Current consumption in EM1	I <sub>EM1</sub>	48 MHz crystal	—	34	_	µA/MHz
mode with all peripherals disabled		48 MHz HFRCO	_	33	_	µA/MHz
		32 MHz HFRCO	_	34	_	µA/MHz
		26 MHz HFRCO	_	35		µA/MHz
		16 MHz HFRCO	_	39		µA/MHz
		1 MHz HFRCO	_	147		µA/MHz
Current consumption in EM1	I <sub>EM1_VS</sub>	19 MHz HFRCO	_	32		µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled		1 MHz HFRCO	—	133	—	µA/MHz
Current consumption in EM2 mode, with voltage scaling	I <sub>EM2_VS</sub>	Full 32 kB RAM retention and RTCC running from LFXO	_	1.39	_	μΑ
enabled		Full 32 kB RAM retention and RTCC running from LFRCO	_	1.63	_	μΑ
		8 kB (1 bank) RAM retention and RTCC running from LFRCO <sup>2</sup>	_	1.37	_	μΑ
Current consumption in EM3 mode, with voltage scaling enabled	I <sub>EM3_VS</sub>	Full 32 kB RAM retention and CRYOTIMER running from ULFR- CO	_	1.10	_	μA

## 4.1.9 Oscillators

## 4.1.9.1 Low-Frequency Crystal Oscillator (LFXO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Crystal frequency	f <sub>LFXO</sub>		_	32.768	_	kHz
Supported crystal equivalent series resistance (ESR)	ESR <sub>LFXO</sub>		-	-	70	kΩ
Supported range of crystal load capacitance <sup>1</sup>	C <sub>LFXO_CL</sub>		6	_	18	pF
On-chip tuning cap range <sup>2</sup>	C <sub>LFXO_T</sub>	On each of LFXTAL_N and LFXTAL_P pins	8	-	40	pF
On-chip tuning cap step size	SS <sub>LFXO</sub>		_	0.25	_	pF
Current consumption after startup <sup>3</sup>	I <sub>LFXO</sub>	ESR = 70 kOhm, $C_L$ = 7 pF, GAIN <sup>4</sup> = 2, AGC <sup>4</sup> = 1	_	273	_	nA
Start- up time	t <sub>LFXO</sub>	ESR = 70 kOhm, $C_L$ = 7 pF, GAIN <sup>4</sup> = 2	-	308	_	ms

Note:

1. Total load capacitance as seen by the crystal.

2. The effective load capacitance seen by the crystal will be C<sub>LFXO\_T</sub> /2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.

3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register.

4. In CMU\_LFXOCTRL register.

3.	uration is: INCBW = 1, HCMDIS = 1, F	RESINSEL = V	√SS, V <sub>INPUT</sub> =	= 0.5 V, V <sub>OUTI</sub>	
3.	uration is: INCBW = 1, HCMDIS = 1, F	RESINSEL = \	VSS, V <sub>INPUT</sub> =	= 0.5 V, V <sub>OUT</sub>	
xceeded, an isc					PUI - 1.0
	plation resistor is required for stability.	See AN0038	for more infor	mation.	
	dwidth is increased. This is allowed or	nly when the n	on-inverting c	lose-loop gair	n is ≥ 3,
network. The ir	nternal resistor feedback network has	total resistance	•		
<sub>PA</sub> -0.2V, 10%-9	90% rising/falling range.				
ed. In sample-a	and-off mode, RC network after OPAM	IP will contrib	ute extra dela	y. Settling err	or < 1m\
•	•	x Gain connec	tion, UGF is t	he gain-band	width
Unit gain buffer	configuration is: INCBW = 0, HCMDI	S = 0, RESIN	SEL = DISABI	LE. V <sub>INPUT</sub> =	0.5 V,
		4V to V <sub>OPA</sub> -1∖	/, input offset	will change. F	'SRR
	network. The in en the OPAMP <sub>OPA</sub> -0.2V, 10%-9 led. In sample-a GF is the gain-b 1/3 attenuation Unit gain buffer ut common mod	or is excluded. When the OPAMP is connected with a network. The internal resistor feedback network has en the OPAMP drives 1.5 V between output and grou opA-0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAM GF is the gain-bandwidth product of the OPAMP. In 32 I 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDI	or is excluded. When the OPAMP is connected with closed-loop ga network. The internal resistor feedback network has total resistant en the OPAMP drives 1.5 V between output and ground. <sub>OPA</sub> -0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAMP will contribu- SF is the gain-bandwidth product of the OPAMP. In 3x Gain connect 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESIN ut common mode transitions the region from V <sub>OPA</sub> -1.4V to V <sub>OPA</sub> -1.	or is excluded. When the OPAMP is connected with closed-loop gain > 1, there very network. The internal resistor feedback network has total resistance of 143.5 kC en the OPAMP drives 1.5 V between output and ground. <sub>OPA</sub> -0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAMP will contribute extra dela GF is the gain-bandwidth product of the OPAMP. In 3x Gain connection, UGF is the 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESINSEL = DISAB ut common mode transitions the region from V <sub>OPA</sub> -1.4V to V <sub>OPA</sub> -1V, input offset	or is excluded. When the OPAMP is connected with closed-loop gain > 1, there will be extra c network. The internal resistor feedback network has total resistance of 143.5 kOhm, which wi en the OPAMP drives 1.5 V between output and ground. <sub>OPA</sub> -0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAMP will contribute extra delay. Settling err GF is the gain-bandwidth product of the OPAMP. In 3x Gain connection, UGF is the gain-band 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESINSEL = DISABLE. V <sub>INPUT</sub> = ut common mode transitions the region from V <sub>OPA</sub> -1.4V to V <sub>OPA</sub> -1V, input offset will change. F

### Table 4.25. LCD Driver

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Frame rate	f <sub>LCDFR</sub>		TBD	—	TBD	Hz
LCD supply range <sup>2</sup>	V <sub>LCDIN</sub>		1.8	_	3.8	V
LCD output voltage range	V <sub>LCD</sub>	Current source mode, No external LCD capacitor	2.0	_	V <sub>LCDIN</sub> -0.4	V
		Step-down mode with external LCD capacitor	2.0		V <sub>LCDIN</sub>	V
		Charge pump mode with external LCD capacitor	2.0	_	Min of 3.8 and 1.9 * V <sub>LCDIN</sub>	V
Contrast control step size	STEP <sub>CONTRAST</sub>	Current source mode	_	64	_	mV
		Charge pump or Step-down mode	_	43	—	mV
Contrast control step accura- cy <sup>1</sup>	ACC <sub>CONTRAST</sub>		—	+/-4	—	%

## Note:

1. Step size accuracy is measured relative to the typical step size, and typ value represents one standard deviation.

2.  $V_{LCDIN}$  is selectable between the AVDD or DVDD supply pins, depending on EMU\_PWRCTRL\_ANASW.

## 4.1.21.2 I2C Fast-mode (Fm)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	400	kHz
SCL clock low time	t <sub>LOW</sub>		1.3	—	_	μs
SCL clock high time	t <sub>HIGH</sub>		0.6	—	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		100	_	_	ns
SDA hold time <sup>3</sup>	t <sub>HD_DAT</sub>		100	—	900	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.6	_	_	μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		0.6			μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.6	_		μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		1.3	_	—	μs

## Table 4.29. I2C Fast-mode (Fm)<sup>1</sup>

Note:

1. For CLHR set to 1 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

## 4.1.21.3 I2C Fast-mode Plus (Fm+)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	—	1000	kHz
SCL clock low time	t <sub>LOW</sub>		0.5	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		0.26	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		50	_	_	ns
SDA hold time	t <sub>HD_DAT</sub>		100	—	—	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.26			μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		0.26		_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.26	—	—	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		0.5	_	_	μs

## Table 4.30. I2C Fast-mode Plus (Fm+)<sup>1</sup>

## Note:

1. For CLHR set to 0 or 1 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PB6	12	GPIO	PC4	13	GPIO
PC5	14	GPIO	PB7	15	GPIO
PB8	16	GPIO	PA12	17	GPIO
PA13	18	GPIO (5V)	PA14	19	GPIO
RESETn	20	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB11	21	GPIO
PB12	22	GPIO	AVDD	23 27	Analog power supply.
PB13	24	GPIO	PB14	25	GPIO
PD0	28	GPIO (5V)	PD1	29	GPIO
PD2	30	GPIO (5V)	PD3	31	GPIO
PD4	32	GPIO	PD5	33	GPIO
PD6	34	GPIO	PD7	35	GPIO
PD8	36	GPIO	PC6	37	GPIO
PC7	38	GPIO	DVDD	39	Digital power supply.
DECOUPLE	40	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PE4	41	GPIO
PE5	42	GPIO	PE6	43	GPIO
PE7	44	GPIO	PC12	45	GPIO (5V)
PC13	46	GPIO (5V)	PC14	47	GPIO (5V)
PC15	48	GPIO (5V)	PF0	49	GPIO (5V)
PF1	50	GPIO (5V)	PF2	51	GPIO
PF3	52	GPIO	PF4	53	GPIO
PF5	54	GPIO	PE8	56	GPIO
PE9	57	GPIO	PE10	58	GPIO
PE11	59	GPIO	PE12	60	GPIO
PE13	61	GPIO	PE14	62	GPIO
PE15	63	GPIO	PA15	64	GPIO

1. GPIO with 5V tolerance are indicated by (5V).

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA14	8	GPIO	RESETn	9	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
PB11	10	GPIO	AVDD	11	Analog power supply.
PB13	12	GPIO	PB14	13	GPIO
PD4	15	GPIO	PD5	16	GPIO
PD6	17	GPIO	PD7	18	GPIO
VREGSW	20	DCDC regulator switching node	VREGVDD	21	Voltage regulator VDD input
DVDD	22	Digital power supply.	DECOUPLE	23	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
PE4	24	GPIO	PE5	25	GPIO
PC15	26	GPIO (5V)	PF0	27	GPIO (5V)
PF1	28	GPIO (5V)	PF2	29	GPIO
PE11	31	GPIO	PE12	32	GPIO
Note: 1. GPIO with	n 5V tolera	nce are indicated by (5V).		1	

GPIO Name		Pin Alternate Functi	onality / Description	
	Analog	Timers	Communication	Other
PD5	BUSADC0Y BUSADC0X OPA2_OUT	WTIM0_CDTI1 #4 WTIM1_CC3 #1	US1_RTS #1 U0_CTS #5 LEU0_RX #0 I2C1_SCL #3	
PD6	BUSADC0Y BUSADC0X ADC0_EXTP VDAC0_EXT OPA1_P	TIM1_CC0 #4 WTIM0_CDTI2 #4 WTIM1_CC0 #2 LE- TIM0_OUT0 #0 PCNT0_S0IN #3	US0_RTS #5 US1_RX #2 US2_CTS #5 US3_CTS #2 U0_RTS #5 I2C0_SDA #1	CMU_CLK2 #2 LES_AL- TEX0 PRS_CH5 #2 ACMP0_O #2
PD7	BUSADC0Y BUSADC0X ADC0_EXTN OPA1_N	TIM1_CC1 #4 WTIM1_CC1 #2 LE- TIM0_OUT1 #0 PCNT0_S1IN #3	US1_TX #2 US3_CLK #1 U0_TX #6 I2C0_SCL #1	CMU_CLK0 #2 LES_AL- TEX1 ACMP1_O #2
PD8	BU_VIN	WTIM1_CC2 #2	US2_RTS #5	CMU_CLK1 #1
PC6	BUSACMP0Y BU- SACMP0X OPA3_P LCD_SEG32	WTIM1_CC3 #2	US0_RTS #2 US1_CTS #3 I2C0_SDA #2	LES_CH6
PC7	BUSACMP0Y BU- SACMP0X OPA3_N LCD_SEG33	WTIM1_CC0 #3	US0_CTS #2 US1_RTS #3 I2C0_SCL #2	LES_CH7
PE4	BUSDY BUSCX LCD_COM0	WTIM0_CC0 #0 WTIM1_CC1 #4	US0_CS #1 US1_CS #5 US3_CS #1 U0_RX #6 I2C0_SDA #7	
PE5	BUSCY BUSDX LCD_COM1	WTIM0_CC1 #0 WTIM1_CC2 #4	US0_CLK #1 US1_CLK #6 US3_CTS #1 I2C0_SCL #7	
PE6	BUSDY BUSCX LCD_COM2	WTIM0_CC2 #0 WTIM1_CC3 #4	US0_RX #1 US3_TX #1	PRS_CH6 #2
PE7	BUSCY BUSDX LCD_COM3	WTIM1_CC0 #5	US0_TX #1 US3_RX #1	PRS_CH7 #2
PC8	BUSACMP1Y BU- SACMP1X LCD_SEG34		US0_CS #2	LES_CH8 PRS_CH4 #0
PC9	BUSACMP1Y BU- SACMP1X LCD_SEG35		US0_CLK #2	LES_CH9 PRS_CH5 #0 GPIO_EM4WU2
PC10	BUSACMP1Y BU- SACMP1X		US0_RX #2	LES_CH10
PC11	BUSACMP1Y BU- SACMP1X		US0_TX #2 I2C1_SDA #4	LES_CH11
PC12	VDAC0_OUT1ALT / OPA1_OUTALT #0 BU- SACMP1Y BUSACMP1X	TIM1_CC3 #0	US0_RTS #3 US1_CTS #4 US2_CTS #4 U0_RTS #3	CMU_CLK0 #1 LES_CH12
PC13	VDAC0_OUT1ALT / OPA1_OUTALT #1 BU- SACMP1Y BUSACMP1X	TIM0_CDTI0 #1 TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0	US0_CTS #3 US1_RTS #4 US2_RTS #4 U0_CTS #3	LES_CH13
PC14	VDAC0_OUT1ALT / OPA1_OUTALT #2 BU- SACMP1Y BUSACMP1X	TIM0_CDTI1 #1 TIM1_CC1 #0 TIM1_CC3 #4 LETIM0_OUT0 #5 PCNT0_S1IN #0	US0_CS #3 US1_CS #3 US2_RTS #3 US3_CS #2 U0_TX #3 LEU0_TX #5	LES_CH14 PRS_CH0 #2

Alternate	LOCA	ATION	
Functionality	0 - 3	4 - 7	Description
CAN0_TX	0: PC1 1: PF2 2: PD1		CAN0 TX.
CMU_CLK0	0: PA2 1: PC12 2: PD7	4: PF2 5: PA12	Clock Management Unit, clock output number 0.
CMU_CLK1	0: PA1 1: PD8 2: PE12	4: PF3 5: PB11	Clock Management Unit, clock output number 1.
CMU_CLK2	0: PA0 1: PA3 2: PD6	4: PA3	Clock Management Unit, clock output number 2.
CMU_CLKI0	0: PD4 1: PA3 2: PB8 3: PB13	6: PE12 7: PB11	Clock Management Unit, clock input number 0.
DBG_SWCLKTCK	0: PF0		Debug-interface Serial Wire clock input and JTAG Test Clock. Note that this function is enabled to the pin out of reset, and has a built-in pull down.
DBG_SWDIOTMS	0: PF1		Debug-interface Serial Wire data input / output and JTAG Test Mode Select. Note that this function is enabled to the pin out of reset, and has a built-in pull up.
DBG_TDI	0: PF5		Debug-interface JTAG Test Data In. Note that this function becomes available after the first valid JTAG command is re- ceived, and has a built-in pull up when JTAG is active.
DBG_TDO	0: PF2		Debug-interface JTAG Test Data Out. Note that this function becomes available after the first valid JTAG command is re- ceived.
GPIO_EM4WU0	0: PA0		Pin can be used to wake the system up from EM4
GPIO_EM4WU1	0: PA6		Pin can be used to wake the system up from EM4
GPIO_EM4WU2	0: PC9		Pin can be used to wake the system up from EM4
GPIO_EM4WU3	0: PF1		Pin can be used to wake the system up from EM4

Alternate	LOCA 0 - 3	ATION 4 - 7	Description
Functionality LCD_SEG22 / LCD_COM6	0 - 3 0: PB5	4 - 7	Description LCD segment line 22. This pin may also be used as LCD COM line 6
LCD_SEG23 / LCD_COM7	0: PB6		LCD segment line 23. This pin may also be used as LCD COM line 7
LCD_SEG24	0: PC4		LCD segment line 24.
LCD_SEG25	0: PC5		LCD segment line 25.
LCD_SEG26	0: PA9		LCD segment line 26.
LCD_SEG27	0: PA10		LCD segment line 27.
LCD_SEG28	0: PB11		LCD segment line 28.
LCD_SEG29	0: PB12		LCD segment line 29.
LCD_SEG30	0: PD3		LCD segment line 30.
LCD_SEG31	0: PD4		LCD segment line 31.
LCD_SEG32	0: PC6		LCD segment line 32.
LCD_SEG33	0: PC7		LCD segment line 33.
LCD_SEG34	0: PC8		LCD segment line 34.

Alternate	LOC	ATION	
Functionality	0 - 3	4 - 7	Description
TIM0_CC0	0: PA0 2: PD1	4: PF0 5: PC4 6: PA8	Timer 0 Capture Compare input / output channel 0.
	3: PB6	7: PA1	
	0: PA1	4: PF1 5: PC5	
TIM0_CC1	2: PD2 3: PC0	6: PA9 7: PA0	Timer 0 Capture Compare input / output channel 1.
	0: PA2	4: PF2	
TIM0_CC2	2: PD3 3: PC1	6: PA10 7: PA13	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	0: PA3 1: PC13 2: PF3 3: PC2	4: PB7	Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1	0: PA4 1: PC14 2: PF4 3: PC3	4: PB8	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2	0: PA5 1: PC15 2: PF5 3: PC4	4: PB11	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0	0: PC13 1: PE10	4: PD6 5: PF2	Timer 1 Capture Compare input / output channel 0.
	3: PB7		
TIM1_CC1	0: PC14 1: PE11	4: PD7 5: PF3	Timer 1 Capture Compare input / output channel 1.
	3: PB8		
TIM1_CC2	0: PC15 1: PE12	4: PC13 5: PF4	Timer 1 Capture Compare input / output channel 2.
	3: PB11		
TIM1_CC3	0: PC12 1: PE13 2: PB3 3: PB12	4: PC14 6: PF5	Timer 1 Capture Compare input / output channel 3.
U0_CTS	2: PA5 3: PC13	4: PB7 5: PD5	UART0 Clear To Send hardware flow control input.
U0_RTS	2: PA6 3: PC12	4: PB8 5: PD6	UART0 Request To Send hardware flow control output.
U0_RX	2: PA4 3: PC15	4: PC5 5: PF2 6: PE4	UART0 Receive input.

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
CE	хт																																
APORT1X	BUSAX		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PA0
APORT1Y	BUSAY			PB13		PB11						PB5		PB3				PA15		PA13				6Yd				PA5		PA3		PA1	
APORT3X	BUSCX												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				
APORT3Y	BUSCY											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
CE	хт_	SEN	ISE																														
APORT2X	BUSBX			PB13		PB11						PB5		PB3				PA15		PA13				6Yd				PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PAO
APORT4X	BUSDX											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
APORT4Y	BUSDY												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				

# Table 5.19. CSEN Bus and Pin Mapping

## EFM32TG11 Family Data Sheet Pin Definitions

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
OP	A3_	00	Г																														
APORT1Y	BUSAY			PB13		PB11						PB5		PB3				PA15		PA13				PA9				PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PA0
<b>APORT3Y</b>	BUSCY											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
APORT4Y	BUSDY												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				
OP	A3_	P																															
APORT1X	BUSAX		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PAO
APORT2X	BUSBX			PB13		PB11						PB5		PB3				PA15		PA13				6A9				PA5		PA3		PA1	
<b>APORT3X</b>	BUSCX												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				
APORT4X	BUSDX											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
VD	AC	0_0	UT0	/ 0	PA0	_οι	JT						1			1					1	1					1						
APORT1Y	BUSAY			PB13		PB11						PB5		PB3				PA15		PA13				6A9				PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PA0
<b>APORT3Y</b>	BUSCY											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
APORT4Y	BUSDY												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				

## EFM32TG11 Family Data Sheet Pin Definitions

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	СНО
VD	ACO	0_0	JT1	/ OF	PA1	_0L	JT																										
APORT1Y	BUSAY			PB13		PB11						PB5		PB3				PA15		PA13				PA9				PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PA0
APORT3Y	BUSCY											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
APORT4Y	BUSDY												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				

### Table 7.2. QFN80 PCB Land Pattern Dimensions

Dimension	Тур
C1	8.90
C2	8.90
E	0.40
X1	0.20
Y1	0.85
X2	7.30
Y2	7.30

## Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

6. The stencil thickness should be 0.125 mm (5 mils).

7. The ratio of stencil aperture to land pad size can be 1:1 for all pads.

8. A 3x3 array of 1.45 mm square openings on a 2.00 mm pitch can be used for the center ground pad.

9. A No-Clean, Type-3 solder paste is recommended.

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



Figure 11.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

## 12. Revision History

### **Revision 0.5**

February, 2018

- 4.1 Electrical Characteristics updated with latest characterization data and production test limits.
- Added 4.1.3 Thermal Characteristics.
- Added 4.2 Typical Performance Curves section.
- Corrected OPA / VDAC output connections in Figure 5.14 APORT Connection Diagram on page 119.

### **Revision 0.1**

May 1st, 2017

Initial release.