E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Discontinued at Digi-Key |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 37 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V |
| Data Converters | A/D 12bit SAR; D/A 12bit |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 48-TQFP |
| Supplier Device Package | 48-TQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b140f64iq48-ar |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Timers/Counters

- 2 × 16-bit Timer/Counter
 - 3 or 4 Compare/Capture/PWM channels (4 + 4 on one timer instance)
 - Dead-Time Insertion on one timer instance
- 2 × 32-bit Timer/Counter
- 32-bit Real Time Counter and Calendar (RTCC)
- 32-bit Ultra Low Energy CRYOTIMER for periodic wakeup from any Energy Mode
- 16-bit Low Energy Timer for waveform generation
- 16-bit Pulse Counter with asynchronous operation
- Watchdog Timer with dedicated RC oscillator
- Low Energy Sensor Interface (LESENSE)
 - Autonomous sensor monitoring in Deep Sleep Mode
 - Wide range of sensors supported, including LC sensors and capacitive buttons
 - Up to 16 inputs
- Ultra efficient Power-on Reset and Brown-Out Detector
- Debug Interface
 - 2-pin Serial Wire Debug interface
 - 4-pin JTAG interface
 - Micro Trace Buffer (MTB)

Pre-Programmed UART Bootloader

Wide Operating Range

- 1.8 V to 3.8 V single power supply
- Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 $^\circ C$ to 85 $^\circ C$ $T_A)$ and Extended (-40 $^\circ C$ to 125 $^\circ C$ $T_J)$ temperature grades available
- Packages
 - QFN32 (5x5 mm)
 - TQFP48 (7x7 mm)
 - QFN64 (9x9 mm)
 - TQFP64 (10x10 mm)
 - QFN80 (9x9 mm)
 - TQFP80 (12x12 mm)

2. Ordering Information

Table 2.1. Ordering Information

| | Floob | DAM | DC-DC | | | | |
|-------------------------|-------|------|--------|-----|------|---------|---------------|
| Ordering Code | (kB) | (kB) | verter | LCD | GPIO | Package | Temp Range |
| EFM32TG11B520F128GM80-A | 128 | 32 | Yes | Yes | 67 | QFN80 | -40 to +85°C |
| EFM32TG11B520F128GQ80-A | 128 | 32 | Yes | Yes | 63 | QFP80 | -40 to +85°C |
| EFM32TG11B520F128IM80-A | 128 | 32 | Yes | Yes | 67 | QFN80 | -40 to +125°C |
| EFM32TG11B520F128IQ80-A | 128 | 32 | Yes | Yes | 63 | QFP80 | -40 to +125°C |
| EFM32TG11B540F64GM80-A | 64 | 32 | Yes | Yes | 67 | QFN80 | -40 to +85°C |
| EFM32TG11B540F64GQ80-A | 64 | 32 | Yes | Yes | 63 | QFP80 | -40 to +85°C |
| EFM32TG11B540F64IM80-A | 64 | 32 | Yes | Yes | 67 | QFN80 | -40 to +125°C |
| EFM32TG11B540F64IQ80-A | 64 | 32 | Yes | Yes | 63 | QFP80 | -40 to +125°C |
| EFM32TG11B520F128GM64-A | 128 | 32 | Yes | Yes | 53 | QFN64 | -40 to +85°C |
| EFM32TG11B520F128GQ64-A | 128 | 32 | Yes | Yes | 50 | QFP64 | -40 to +85°C |
| EFM32TG11B520F128IM64-A | 128 | 32 | Yes | Yes | 53 | QFN64 | -40 to +125°C |
| EFM32TG11B520F128IQ64-A | 128 | 32 | Yes | Yes | 50 | QFP64 | -40 to +125°C |
| EFM32TG11B540F64GM64-A | 64 | 32 | Yes | Yes | 53 | QFN64 | -40 to +85°C |
| EFM32TG11B540F64GQ64-A | 64 | 32 | Yes | Yes | 50 | QFP64 | -40 to +85°C |
| EFM32TG11B540F64IM64-A | 64 | 32 | Yes | Yes | 53 | QFN64 | -40 to +125°C |
| EFM32TG11B540F64IQ64-A | 64 | 32 | Yes | Yes | 50 | QFP64 | -40 to +125°C |
| EFM32TG11B520F128GQ48-A | 128 | 32 | Yes | Yes | 34 | QFP48 | -40 to +85°C |
| EFM32TG11B520F128IQ48-A | 128 | 32 | Yes | Yes | 34 | QFP48 | -40 to +125°C |
| EFM32TG11B540F64GQ48-A | 64 | 32 | Yes | Yes | 34 | QFP48 | -40 to +85°C |
| EFM32TG11B540F64IQ48-A | 64 | 32 | Yes | Yes | 34 | QFP48 | -40 to +125°C |
| EFM32TG11B520F128GM32-A | 128 | 32 | Yes | Yes | 22 | QFN32 | -40 to +85°C |
| EFM32TG11B520F128IM32-A | 128 | 32 | Yes | Yes | 22 | QFN32 | -40 to +125°C |
| EFM32TG11B540F64GM32-A | 64 | 32 | Yes | Yes | 22 | QFN32 | -40 to +85°C |
| EFM32TG11B540F64IM32-A | 64 | 32 | Yes | Yes | 22 | QFN32 | -40 to +125°C |
| EFM32TG11B320F128GM64-A | 128 | 32 | No | Yes | 56 | QFN64 | -40 to +85°C |
| EFM32TG11B320F128GQ64-A | 128 | 32 | No | Yes | 53 | QFP64 | -40 to +85°C |
| EFM32TG11B320F128IM64-A | 128 | 32 | No | Yes | 56 | QFN64 | -40 to +125°C |
| EFM32TG11B320F128IQ64-A | 128 | 32 | No | Yes | 53 | QFP64 | -40 to +125°C |
| EFM32TG11B340F64GM64-A | 64 | 32 | No | Yes | 56 | QFN64 | -40 to +85°C |
| EFM32TG11B340F64GQ64-A | 64 | 32 | No | Yes | 53 | QFP64 | -40 to +85°C |
| EFM32TG11B340F64IM64-A | 64 | 32 | No | Yes | 56 | QFN64 | -40 to +125°C |
| EFM32TG11B340F64IQ64-A | 64 | 32 | No | Yes | 53 | QFP64 | -40 to +125°C |

3.10 Core and Memory

3.10.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M0+ RISC processor
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Micro-Trace Buffer (MTB)
- Up to 128 kB flash program memory
- · Up to 32 kB RAM data memory
- · Configuration and event handling of all modules
- · 2-pin Serial-Wire debug interface

3.10.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.10.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling so-phisticated operations to be implemented.

3.10.4 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in flash and can be erased if it is not needed. More information about the bootloader protocol and usage can be found in *AN0003: UART Bootloader*. Application notes can be found on the Silicon Labs website (www.silabs.com/32bit-appnotes) or within Simplicity Studio in the [**Documentation**] area.

4.1.2.1 General Operating Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|------------------------|--|------|-----|----------------------|------|
| Operating ambient tempera- | T _A | -G temperature grade | -40 | 25 | 85 | °C |
| ture range ⁶ | | -I temperature grade | -40 | 25 | 125 | °C |
| AVDD supply voltage ² | V _{AVDD} | | 1.8 | 3.3 | 3.8 | V |
| VREGVDD operating supply | V _{VREGVDD} | DCDC in regulation | 2.4 | 3.3 | 3.8 | V |
| voltage ^{2 1} | | DCDC in bypass, 50mA load | 1.8 | 3.3 | 3.8 | V |
| | | DCDC not in use. DVDD external- ly shorted to VREGVDD | 1.8 | 3.3 | 3.8 | V |
| VREGVDD current | I _{VREGVDD} | DCDC in bypass, T ≤ 85 °C | _ | _ | 200 | mA |
| | | DCDC in bypass, T > 85 °C | _ | _ | 100 | mA |
| DVDD operating supply volt- age | V _{DVDD} | | 1.62 | _ | V _{VREGVDD} | V |
| IOVDD operating supply volt- age | VIOVDD | All IOVDD pins ⁵ | 1.62 | _ | V _{VREGVDD} | V |
| DECOUPLE output capaci- tor ^{3 4} | C _{DECOUPLE} | | 0.75 | 1.0 | 2.75 | μF |
| HFCORECLK frequency | f _{CORE} | VSCALE2, MODE = WS1 | _ | _ | 48 | MHz |
| | | VSCALE2, MODE = WS0 | _ | _ | 25 | MHz |
| | | VSCALE0, MODE = WS1 | _ | _ | 20 | MHz |
| | | VSCALE0, MODE = WS0 | | _ | 10 | MHz |
| HFCLK frequency | f _{HFCLK} | VSCALE2 | _ | _ | 48 | MHz |
| | | VSCALE0 | _ | _ | 20 | MHz |
| HFSRCCLK frequency | f _{HFSRCCLK} | VSCALE2 | _ | _ | 48 | MHz |
| | | VSCALE0 | _ | — | 20 | MHz |
| HFBUSCLK frequency | f _{HFBUSCLK} | VSCALE2 | _ | _ | 48 | MHz |
| | | VSCALE0 | _ | _ | 20 | MHz |
| HFPERCLK frequency | f _{HFPERCLK} | VSCALE2 | _ | _ | 48 | MHz |
| | | VSCALE0 | _ | _ | 20 | MHz |
| HFPERBCLK frequency | f _{HFPERBCLK} | VSCALE2 | _ | — | 48 | MHz |
| | | VSCALE0 | _ | _ | 20 | MHz |
| HFPERCCLK frequency | f _{HFPERCCLK} | VSCALE2 | _ | - | 48 | MHz |
| | | VSCALE0 | _ | _ | 20 | MHz |

Table 4.2. General Operating Conditions

4.1.6.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = 1.8 V DC-DC output. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-------------|---|-----|------|-----|--------|
| Current consumption in EM0 mode with all peripherals dis- | IACTIVE_DCM | 48 MHz crystal, CPU running while loop from flash | — | 38 | _ | µA/MHz |
| DCM mode ² | | 48 MHz HFRCO, CPU running while loop from flash | _ | 37 | _ | µA/MHz |
| | | 48 MHz HFRCO, CPU running Prime from flash | _ | 45 | _ | µA/MHz |
| | | 48 MHz HFRCO, CPU running CoreMark loop from flash | — | 53 | — | µA/MHz |
| | | 32 MHz HFRCO, CPU running while loop from flash | _ | 43 | — | µA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | _ | 47 | — | µA/MHz |
| | | 16 MHz HFRCO, CPU running while loop from flash | _ | 61 | _ | µA/MHz |
| | | 1 MHz HFRCO, CPU running while loop from flash | _ | 587 | _ | µA/MHz |
| Current consumption in EM0 mode with all peripherals dis- | IACTIVE_CCM | 48 MHz crystal, CPU running while loop from flash | _ | 49 | _ | µA/MHz |
| abled, DCDC in Low Noise CCM mode ¹ | | 48 MHz HFRCO, CPU running while loop from flash | _ | 48 | _ | µA/MHz |
| | | 48 MHz HFRCO, CPU running Prime from flash | _ | 55 | — | µA/MHz |
| | | 48 MHz HFRCO, CPU running CoreMark loop from flash | _ | 63 | _ | µA/MHz |
| | | 32 MHz HFRCO, CPU running while loop from flash | _ | 60 | _ | µA/MHz |
| | | 26 MHz HFRCO, CPU running while loop from flash | — | 68 | _ | µA/MHz |
| | | 16 MHz HFRCO, CPU running while loop from flash | — | 96 | — | µA/MHz |
| | | 1 MHz HFRCO, CPU running while loop from flash | — | 1157 | — | µA/MHz |
| Current consumption in EM0 mode with all peripherals dis- | IACTIVE_LPM | 32 MHz HFRCO, CPU running while loop from flash | _ | 32 | — | µA/MHz |
| abled, DCDC in LP mode ³ | | 26 MHz HFRCO, CPU running while loop from flash | _ | 33 | _ | µA/MHz |
| | | 16 MHz HFRCO, CPU running while loop from flash | _ | 36 | | µA/MHz |
| | | 1 MHz HFRCO, CPU running while loop from flash | — | 156 | — | µA/MHz |

4.1.16 Capacitive Sense (CSEN)

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|---|-----------------------|--|-----|------|-----|------|
| Single conversion time (1x | t _{CNV} | 12-bit SAR Conversions | — | 20.2 | — | μs |
| | | 16-bit SAR Conversions | — | 26.4 | _ | μs |
| | | Delta Modulation Conversion (sin- gle comparison) | | 1.55 | - | μs |
| Maximum external capacitive load | C _{EXTMAX} | CS0CG=7 (Gain = 1x), including routing parasitics | | 68 | _ | pF |
| | | CS0CG=0 (Gain = 10x), including routing parasitics | | 680 | _ | pF |
| Maximum external series impedance | R _{EXTMAX} | | — | 1 | - | kΩ |
| Supply current, EM2 bonded conversions, WARMUP- MODE=NORMAL, WAR- MUPCNT=0 | ICSEN_BOND | 12-bit SAR conversions, 20 ms conversion rate, CS0CG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) ¹ | _ | 326 | _ | nA |
| | | Delta Modulation conversions, 20 ms conversion rate, CS0CG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) ¹ | _ | 226 | _ | nA |
| | | 12-bit SAR conversions, 200 ms conversion rate, CS0CG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) ¹ | | 33 | _ | nA |
| | | Delta Modulation conversions, 200 ms conversion rate, CS0CG=7 (Gain = 1x), 10 chan- nels bonded (total capacitance of 330 pF) ¹ | _ | 25 | _ | nA |
| Supply current, EM2 scan conversions, WARMUP- MODE=NORMAL, WAR- | I _{CSEN_EM2} | 12-bit SAR conversions, 20 ms scan rate, CS0CG=0 (Gain = 10x), 8 samples per scan ¹ | | 690 | _ | nA |
| MOPCNI-U | | Delta Modulation conversions, 20 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), CS0CG=0 (Gain = 10x), 8 sam- ples per scan ¹ | _ | 515 | _ | nA |
| | | 12-bit SAR conversions, 200 ms scan rate, CS0CG=0 (Gain = 10x), 8 samples per scan ¹ | _ | 79 | _ | nA |
| | | Delta Modulation conversions, 200 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), CS0CG=0 (Gain = 10x), 8 samples per scan ¹ | _ | 57 | | nA |

Table 4.23. Capacitive Sense (CSEN)

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|---|----------------|--|-----|------|-----|--------|
| Supply current, continuous conversions, WARMUP- MODE=KEEPCSENWARM | ICSEN_ACTIVE | SAR or Delta Modulation conver- sions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on | | 90.5 | | μA |
| HFPERCLK supply current | ICSEN_HFPERCLK | Current contribution from HFPERCLK when clock to CSEN block is enabled. | _ | 2.25 | _ | µA/MHz |

Note:

 Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total_current = single_sample_current * (number_of_channels * accumulation)).

4.1.21.2 I2C Fast-mode (Fm)¹

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|----------------|-----|-----|-----|------|
| SCL clock frequency ² | f _{SCL} | | 0 | _ | 400 | kHz |
| SCL clock low time | t _{LOW} | | 1.3 | — | _ | μs |
| SCL clock high time | t _{HIGH} | | 0.6 | _ | _ | μs |
| SDA set-up time | t _{SU_DAT} | | 100 | — | _ | ns |
| SDA hold time ³ | t _{HD_DAT} | | 100 | _ | 900 | ns |
| Repeated START condition set-up time | t _{SU_STA} | | 0.6 | _ | _ | μs |
| (Repeated) START condition hold time | t _{HD_STA} | | 0.6 | | _ | μs |
| STOP condition set-up time | t _{SU_STO} | | 0.6 | | _ | μs |
| Bus free time between a STOP and START condition | t _{BUF} | | 1.3 | | | μs |

Table 4.29. I2C Fast-mode (Fm)¹

Note:

1. For CLHR set to 1 in the I2Cn_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t_{HD,DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).



Figure 4.6. EM0 and EM1 Mode Typical Supply Current vs. Supply

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|----------|---|----------|--------|---|
| PB4 | 10 | GPIO | PB5 | 11 | GPIO |
| PB6 | 12 | GPIO | PC0 | 13 | GPIO (5V) |
| PC1 | 14 | GPIO (5V) | PC2 | 15 | GPIO (5V) |
| PC3 | 16 | GPIO (5V) | PC4 | 17 | GPIO |
| PC5 | 18 | GPIO | PB7 | 19 | GPIO |
| PB8 | 20 | GPIO | PA8 | 21 | GPIO |
| PA9 | 22 | GPIO | PA10 | 23 | GPIO |
| PA12 | 24 | GPIO | PA13 | 25 | GPIO (5V) |
| PA14 | 26 | GPIO | RESETn | 27 | Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 28 | GPIO | PB12 | 29 | GPIO |
| AVDD | 30 34 | Analog power supply. | PB13 | 31 | GPIO |
| PB14 | 32 | GPIO | PD0 | 35 | GPIO (5V) |
| PD1 | 36 | GPIO | PD2 | 37 | GPIO (5V) |
| PD3 | 38 | GPIO | PD4 | 39 | GPIO |
| PD5 | 40 | GPIO | PD6 | 41 | GPIO |
| PD7 | 42 | GPIO | PD8 | 43 | GPIO |
| PC6 | 44 | GPIO | PC7 | 45 | GPIO |
| VREGSW | 47 | DCDC regulator switching node | VREGVDD | 48 | Voltage regulator VDD input |
| DVDD | 49 | Digital power supply. | DECOUPLE | 50 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 52 | GPIO | PE5 | 53 | GPIO |
| PE6 | 54 | GPIO | PE7 | 55 | GPIO |
| PC8 | 56 | GPIO | PC9 | 57 | GPIO |
| PC10 | 58 | GPIO (5V) | PC11 | 59 | GPIO (5V) |
| PC12 | 60 | GPIO (5V) | PC13 | 61 | GPIO (5V) |
| PC14 | 62 | GPIO (5V) | PC15 | 63 | GPIO (5V) |
| PF0 | 64 | GPIO (5V) | PF1 | 65 | GPIO (5V) |
| PF2 | 66 | GPIO | PF3 | 67 | GPIO |
| PF4 | 68 | GPIO | PF5 | 69 | GPIO |
| PE8 | 71 | GPIO | PE9 | 72 | GPIO |
| PE10 | 73 | GPIO | PE11 | 74 | GPIO |
| BODEN | 75 | Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD. | PE12 | 76 | GPIO |
| PE13 | 77 | GPIO | PE14 | 78 | GPIO |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|----------|-------------------------------|----------|--------|---|
| PB4 | 10 | GPIO | PB5 | 11 | GPIO |
| PB6 | 12 | GPIO | PC4 | 13 | GPIO |
| PC5 | 14 | GPIO | PB7 | 15 | GPIO |
| PB8 | 16 | GPIO | PA8 | 17 | GPIO |
| PA12 | 18 | GPIO | PA13 | 19 | GPIO (5V) |
| PA14 | 20 | GPIO | RESETn | 21 | Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 22 | GPIO | PB12 | 23 | GPIO |
| AVDD | 24 28 | Analog power supply. | PB13 | 25 | GPIO |
| PB14 | 26 | GPIO | PD0 | 29 | GPIO (5V) |
| PD1 | 30 | GPIO | PD3 | 31 | GPIO |
| PD4 | 32 | GPIO | PD5 | 33 | GPIO |
| PD6 | 34 | GPIO | PD7 | 35 | GPIO |
| PD8 | 36 | GPIO | PC7 | 37 | GPIO |
| VREGSW | 39 | DCDC regulator switching node | VREGVDD | 40 | Voltage regulator VDD input |
| DVDD | 41 | Digital power supply. | DECOUPLE | 42 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 43 | GPIO | PE5 | 44 | GPIO |
| PE6 | 45 | GPIO | PE7 | 46 | GPIO |
| PC12 | 47 | GPIO (5V) | PC13 | 48 | GPIO (5V) |
| PF0 | 49 | GPIO (5V) | PF1 | 50 | GPIO (5V) |
| PF2 | 51 | GPIO | PF3 | 52 | GPIO |
| PF4 | 53 | GPIO | PF5 | 54 | GPIO |
| PE8 | 56 | GPIO | PE9 | 57 | GPIO |
| PE10 | 58 | GPIO | PE11 | 59 | GPIO |
| PE12 | 60 | GPIO | PE13 | 61 | GPIO |
| PE14 | 62 | GPIO | PE15 | 63 | GPIO |
| PA15 | 64 | GPIO | | | |
| Note: | | | | | |

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|---|----------|----------|-----------------------|
| PB6 | 12 | GPIO | PC4 | 13 | GPIO |
| PC5 | 14 | GPIO | PB7 | 15 | GPIO |
| PB8 | 16 | GPIO | PA12 | 17 | GPIO |
| PA13 | 18 | GPIO (5V) | PA14 | 19 | GPIO |
| RESETn | 20 | Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | PB11 | 21 | GPIO |
| PB12 | 22 | GPIO | AVDD | 23 27 | Analog power supply. |
| PB13 | 24 | GPIO | PB14 | 25 | GPIO |
| PD0 | 28 | GPIO (5V) | PD1 | 29 | GPIO |
| PD2 | 30 | GPIO (5V) | PD3 | 31 | GPIO |
| PD4 | 32 | GPIO | PD5 | 33 | GPIO |
| PD6 | 34 | GPIO | PD7 | 35 | GPIO |
| PD8 | 36 | GPIO | PC6 | 37 | GPIO |
| PC7 | 38 | GPIO | DVDD | 39 | Digital power supply. |
| DECOUPLE | 40 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. | PE4 | 41 | GPIO |
| PE5 | 42 | GPIO | PE6 | 43 | GPIO |
| PE7 | 44 | GPIO | PC12 | 45 | GPIO (5V) |
| PC13 | 46 | GPIO (5V) | PC14 | 47 | GPIO (5V) |
| PC15 | 48 | GPIO (5V) | PF0 | 49 | GPIO (5V) |
| PF1 | 50 | GPIO (5V) | PF2 | 51 | GPIO |
| PF3 | 52 | GPIO | PF4 | 53 | GPIO |
| PF5 | 54 | GPIO | PE8 | 56 | GPIO |
| PE9 | 57 | GPIO | PE10 | 58 | GPIO |
| PE11 | 59 | GPIO | PE12 | 60 | GPIO |
| PE13 | 61 | GPIO | PE14 | 62 | GPIO |
| PE15 | 63 | GPIO | PA15 | 64 | GPIO |
| Note: | | | | | |

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|---|----------|----------|-----------------------|
| PC3 | 12 | GPIO (5V) | PC4 | 13 | GPIO |
| PC5 | 14 | GPIO | PB7 | 15 | GPIO |
| PB8 | 16 | GPIO | PA8 | 17 | GPIO |
| PA9 | 18 | GPIO | PA10 | 19 | GPIO |
| RESETn | 20 | Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | PB11 | 21 | GPIO |
| PB12 | 22 | GPIO | AVDD | 23 27 | Analog power supply. |
| PB13 | 24 | GPIO | PB14 | 25 | GPIO |
| PD0 | 28 | GPIO (5V) | PD1 | 29 | GPIO |
| PD2 | 30 | GPIO (5V) | PD3 | 31 | GPIO |
| PD4 | 32 | GPIO | PD5 | 33 | GPIO |
| PD6 | 34 | GPIO | PD7 | 35 | GPIO |
| PD8 | 36 | GPIO | PC6 | 37 | GPIO |
| PC7 | 38 | GPIO | DVDD | 39 | Digital power supply. |
| DECOUPLE | 40 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. | PC8 | 41 | GPIO |
| PC9 | 42 | GPIO | PC10 | 43 | GPIO (5V) |
| PC11 | 44 | GPIO (5V) | PC12 | 45 | GPIO (5V) |
| PC13 | 46 | GPIO (5V) | PC14 | 47 | GPIO (5V) |
| PC15 | 48 | GPIO (5V) | PF0 | 49 | GPIO (5V) |
| PF1 | 50 | GPIO (5V) | PF2 | 51 | GPIO |
| PF3 | 52 | GPIO | PF4 | 53 | GPIO |
| PF5 | 54 | GPIO | PE8 | 56 | GPIO |
| PE9 | 57 | GPIO | PE10 | 58 | GPIO |
| PE11 | 59 | GPIO | PE12 | 60 | GPIO |
| PE13 | 61 | GPIO | PE14 | 62 | GPIO |
| PE15 | 63 | GPIO | PA15 | 64 | GPIO |
| Note: | - | | | - | |

1. GPIO with 5V tolerance are indicated by (5V).

| Alternate | LOCATION | | |
|---------------|---------------------------------------|--------------------|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| CAN0_TX | 0: PC1 1: PF2 2: PD1 | | CAN0 TX. |
| CMU_CLK0 | 0: PA2 1: PC12 2: PD7 | 4: PF2 5: PA12 | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | 0: PA1 1: PD8 2: PE12 | 4: PF3 5: PB11 | Clock Management Unit, clock output number 1. |
| CMU_CLK2 | 0: PA0 1: PA3 2: PD6 | 4: PA3 | Clock Management Unit, clock output number 2. |
| CMU_CLKI0 | 0: PD4 1: PA3 2: PB8 3: PB13 | 6: PE12 7: PB11 | Clock Management Unit, clock input number 0. |
| DBG_SWCLKTCK | 0: PF0 | | Debug-interface Serial Wire clock input and JTAG Test Clock. Note that this function is enabled to the pin out of reset, and has a built-in pull down. |
| DBG_SWDIOTMS | 0: PF1 | | Debug-interface Serial Wire data input / output and JTAG Test Mode Select. Note that this function is enabled to the pin out of reset, and has a built-in pull up. |
| DBG_TDI | 0: PF5 | | Debug-interface JTAG Test Data In. Note that this function becomes available after the first valid JTAG command is re- ceived, and has a built-in pull up when JTAG is active. |
| DBG_TDO | 0: PF2 | | Debug-interface JTAG Test Data Out. Note that this function becomes available after the first valid JTAG command is re- ceived. |
| GPIO_EM4WU0 | 0: PA0 | | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | 0: PA6 | | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | 0: PC9 | | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | 0: PF1 | | Pin can be used to wake the system up from EM4 |

| Alternate | LOCATION | | |
|-------------------------|----------|-------|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| LCD_SEG9 | 0: PE13 | | LCD segment line 9. |
| LCD_SEG10 | 0: PE14 | | LCD segment line 10. |
| LCD_SEG11 | 0: PE15 | | LCD segment line 11. |
| LCD_SEG12 | 0: PA15 | | LCD segment line 12. |
| LCD_SEG13 | 0: PA0 | | LCD segment line 13. |
| LCD_SEG14 | 0: PA1 | | LCD segment line 14. |
| LCD_SEG15 | 0: PA2 | | LCD segment line 15. |
| LCD_SEG16 | 0: PA3 | | LCD segment line 16. |
| LCD_SEG17 | 0: PA4 | | LCD segment line 17. |
| LCD_SEG18 | 0: PA5 | | LCD segment line 18. |
| LCD_SEG19 | 0: PA6 | | LCD segment line 19. |
| LCD_SEG20 / LCD_COM4 | 0: PB3 | | LCD segment line 20. This pin may also be used as LCD COM line 4 |
| LCD_SEG21 / LCD_COM5 | 0: PB4 | | LCD segment line 21. This pin may also be used as LCD COM line 5 |

| Alternate | LOCATION | | |
|---------------|--|------------------------------|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| LETIM0_OUT1 | 0: PD7 1: PB12 2: PF1 3: PC5 | 4: PE13 5: PC15 6: PA9 | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | 0: PD5 1: PB14 2: PE15 3: PF1 | 4: PA0 5: PC15 | LEUART0 Receive input. |
| LEU0_TX | 0: PD4 1: PB13 2: PE14 3: PF0 | 4: PF2 5: PC14 | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | 0: PB8 | | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional ex- ternal clock input pin. |
| LFXTAL_P | 0: PB7 | | Low Frequency Crystal (typically 32.768 kHz) positive pin. |
| OPA0_N | 0: PC5 | | Operational Amplifier 0 external negative input. |
| OPA0_P | 0: PC4 | | Operational Amplifier 0 external positive input. |
| OPA1_N | 0: PD7 | | Operational Amplifier 1 external negative input. |
| OPA1_P | 0: PD6 | | Operational Amplifier 1 external positive input. |
| OPA2_N | 0: PD3 | | Operational Amplifier 2 external negative input. |
| OPA2_OUT | 0: PD5 | | Operational Amplifier 2 output. |
| OPA2_OUTALT | 0: PD0 | | Operational Amplifier 2 alternative output. |
| OPA2_P | 0: PD4 | | Operational Amplifier 2 external positive input. |

| Alternate | LOCATION | | |
|---------------|--|-------------------|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| US2_CLK | 0: PC4 1: PB5 2: PA9 3: PA15 | 5: PF2 | USART2 clock input / output. |
| US2_CS | 0: PC5 1: PB6 2: PA10 3: PB11 | 5: PF5 | USART2 chip select input / output. |
| US2_CTS | 0: PC1 1: PB12 | 4: PC12 5: PD6 | USART2 Clear To Send hardware flow control input. |
| US2_RTS | 0: PC0 2: PA12 3: PC14 | 4: PC13 5: PD8 | USART2 Request To Send hardware flow control output. |
| US2_RX | 0: PC3 1: PB4 2: PA8 3: PA14 | 5: PF1 | USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | 0: PC2 1: PB3 | 5: PF0 | USART2 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. |
| | 3: PA13 | | USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| US3_CLK | 0: PA2 1: PD7 2: PD4 | | USART3 clock input / output. |
| US3_CS | 0: PA3 1: PE4 2: PC14 3: PC0 | | USART3 chip select input / output. |
| US3_CTS | 0: PA4 1: PE5 2: PD6 | | USART3 Clear To Send hardware flow control input. |
| US3_RTS | 0: PA5 1: PC1 2: PA14 3: PC15 | | USART3 Request To Send hardware flow control output. |
| US3_RX | 0: PA1 1: PE7 2: PB7 | | USART3 Asynchronous Receive. USART3 Synchronous mode Master Input / Slave Output (MISO). |
| US3_TX | 0: PA0 1: PE6 2: PB3 | | USART3 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART3 Synchronous mode Master Output / Slave Input (MOSI). |
| VDAC0_EXT | 0: PD6 | | Digital to analog converter VDAC0 external reference input pin. |

6.2 TQFP80 PCB Land Pattern



Figure 6.2. TQFP80 PCB Land Pattern Drawing

9.2 QFN64 PCB Land Pattern



Figure 9.2. QFN64 PCB Land Pattern Drawing





Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com