



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SmartCard, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT   |
| Number of I/O              | 37  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V   |
| Data Converters            | A/D 12bit SAR; D/A 12bit  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-TQFP   |
| Supplier Device Package    | 48-TQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b320f128gq48-a">https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b320f128gq48-a</a> |

## 2. Ordering Information

Table 2.1. Ordering Information

| Ordering Code           | Flash (kB) | RAM (kB) | DC-DC Converter | LCD | GPIO | Package | Temp Range    |
|-------------------------|------------|----------|-----------------|-----|------|---------|---------------|
| EFM32TG11B520F128GM80-A | 128        | 32       | Yes             | Yes | 67   | QFN80   | -40 to +85°C  |
| EFM32TG11B520F128GQ80-A | 128        | 32       | Yes             | Yes | 63   | QFP80   | -40 to +85°C  |
| EFM32TG11B520F128IM80-A | 128        | 32       | Yes             | Yes | 67   | QFN80   | -40 to +125°C |
| EFM32TG11B520F128IQ80-A | 128        | 32       | Yes             | Yes | 63   | QFP80   | -40 to +125°C |
| EFM32TG11B540F64GM80-A  | 64         | 32       | Yes             | Yes | 67   | QFN80   | -40 to +85°C  |
| EFM32TG11B540F64GQ80-A  | 64         | 32       | Yes             | Yes | 63   | QFP80   | -40 to +85°C  |
| EFM32TG11B540F64IM80-A  | 64         | 32       | Yes             | Yes | 67   | QFN80   | -40 to +125°C |
| EFM32TG11B540F64IQ80-A  | 64         | 32       | Yes             | Yes | 63   | QFP80   | -40 to +125°C |
| EFM32TG11B520F128GM64-A | 128        | 32       | Yes             | Yes | 53   | QFN64   | -40 to +85°C  |
| EFM32TG11B520F128GQ64-A | 128        | 32       | Yes             | Yes | 50   | QFP64   | -40 to +85°C  |
| EFM32TG11B520F128IM64-A | 128        | 32       | Yes             | Yes | 53   | QFN64   | -40 to +125°C |
| EFM32TG11B520F128IQ64-A | 128        | 32       | Yes             | Yes | 50   | QFP64   | -40 to +125°C |
| EFM32TG11B540F64GM64-A  | 64         | 32       | Yes             | Yes | 53   | QFN64   | -40 to +85°C  |
| EFM32TG11B540F64GQ64-A  | 64         | 32       | Yes             | Yes | 50   | QFP64   | -40 to +85°C  |
| EFM32TG11B540F64IM64-A  | 64         | 32       | Yes             | Yes | 53   | QFN64   | -40 to +125°C |
| EFM32TG11B540F64IQ64-A  | 64         | 32       | Yes             | Yes | 50   | QFP64   | -40 to +125°C |
| EFM32TG11B520F128GQ48-A | 128        | 32       | Yes             | Yes | 34   | QFP48   | -40 to +85°C  |
| EFM32TG11B520F128IQ48-A | 128        | 32       | Yes             | Yes | 34   | QFP48   | -40 to +125°C |
| EFM32TG11B540F64GQ48-A  | 64         | 32       | Yes             | Yes | 34   | QFP48   | -40 to +85°C  |
| EFM32TG11B540F64IQ48-A  | 64         | 32       | Yes             | Yes | 34   | QFP48   | -40 to +125°C |
| EFM32TG11B520F128GM32-A | 128        | 32       | Yes             | Yes | 22   | QFN32   | -40 to +85°C  |
| EFM32TG11B520F128IM32-A | 128        | 32       | Yes             | Yes | 22   | QFN32   | -40 to +125°C |
| EFM32TG11B540F64GM32-A  | 64         | 32       | Yes             | Yes | 22   | QFN32   | -40 to +85°C  |
| EFM32TG11B540F64IM32-A  | 64         | 32       | Yes             | Yes | 22   | QFN32   | -40 to +125°C |
| EFM32TG11B320F128GM64-A | 128        | 32       | No              | Yes | 56   | QFN64   | -40 to +85°C  |
| EFM32TG11B320F128GQ64-A | 128        | 32       | No              | Yes | 53   | QFP64   | -40 to +85°C  |
| EFM32TG11B320F128IM64-A | 128        | 32       | No              | Yes | 56   | QFN64   | -40 to +125°C |
| EFM32TG11B320F128IQ64-A | 128        | 32       | No              | Yes | 53   | QFP64   | -40 to +125°C |
| EFM32TG11B340F64GM64-A  | 64         | 32       | No              | Yes | 56   | QFN64   | -40 to +85°C  |
| EFM32TG11B340F64GQ64-A  | 64         | 32       | No              | Yes | 53   | QFP64   | -40 to +85°C  |
| EFM32TG11B340F64IM64-A  | 64         | 32       | No              | Yes | 56   | QFN64   | -40 to +125°C |
| EFM32TG11B340F64IQ64-A  | 64         | 32       | No              | Yes | 53   | QFP64   | -40 to +125°C |

### 3.3 General Purpose Input/Output (GPIO)

EFM32TG11 has up to 67 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

### 3.4 Clocking

#### 3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32TG11. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

#### 3.4.2 Internal and External Oscillators

The EFM32TG11 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 4 to 48 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range. When crystal accuracy is not required, it can be operated in free-running mode at a number of factory-calibrated frequencies. A digital phase-locked loop (DPLL) feature allows the HFRCO to achieve higher accuracy and stability by referencing other available clock sources such as LFXO and HFXO.
- An integrated auxiliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

### 3.5 Counters/Timers and PWM

#### 3.5.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER\_0 only.

#### 3.5.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER\_0 only.

#### 3.5.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes down to EM4H.

### 3.8.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

### 3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

### 3.8.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

### 3.8.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such as switches and sliders. The CSEN module uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

### 3.8.5 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksp/s, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per single-ended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

### 3.8.6 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

### 3.8.7 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x32 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD module supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

## 3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32TG11. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

| Parameter  | Symbol                     | Test Condition   | Min | Typ  | Max | Unit   |
|--|----------------------------|--|-----|------|-----|--------|
| Current consumption in EM0 mode with all peripherals disabled and voltage scaling enabled, DCDC in Low Noise CCM mode <sup>1</sup> | I <sub>ACTIVE_CCM_VS</sub> | 19 MHz HFRCO, CPU running while loop from flash                      | —   | 81   | —   | μA/MHz |
|  |                            | 1 MHz HFRCO, CPU running while loop from flash                       | —   | 1147 | —   | μA/MHz |
| Current consumption in EM0 mode with all peripherals disabled and voltage scaling enabled, DCDC in LP mode <sup>3</sup>            | I <sub>ACTIVE_LPM_VS</sub> | 19 MHz HFRCO, CPU running while loop from flash                      | —   | 30   | —   | μA/MHz |
|  |                            | 1 MHz HFRCO, CPU running while loop from flash                       | —   | 144  | —   | μA/MHz |
| Current consumption in EM1 mode with all peripherals disabled, DCDC in Low Noise DCM mode <sup>2</sup>                             | I <sub>EM1_DCM</sub>       | 48 MHz crystal   | —   | 31   | —   | μA/MHz |
|  |                            | 48 MHz HFRCO   | —   | 30   | —   | μA/MHz |
|  |                            | 32 MHz HFRCO   | —   | 36   | —   | μA/MHz |
|  |                            | 26 MHz HFRCO   | —   | 41   | —   | μA/MHz |
|  |                            | 16 MHz HFRCO   | —   | 54   | —   | μA/MHz |
|  |                            | 1 MHz HFRCO  | —   | 581  | —   | μA/MHz |
| Current consumption in EM1 mode with all peripherals disabled, DCDC in Low Power mode <sup>3</sup>                                 | I <sub>EM1_LPM</sub>       | 32 MHz HFRCO   | —   | 25   | —   | μA/MHz |
|  |                            | 26 MHz HFRCO   | —   | 26   | —   | μA/MHz |
|  |                            | 16 MHz HFRCO   | —   | 29   | —   | μA/MHz |
|  |                            | 1 MHz HFRCO  | —   | 153  | —   | μA/MHz |
| Current consumption in EM1 mode with all peripherals disabled and voltage scaling enabled, DCDC in Low Noise DCM mode <sup>2</sup> | I <sub>EM1_DCM_VS</sub>    | 19 MHz HFRCO   | —   | 46   | —   | μA/MHz |
|  |                            | 1 MHz HFRCO  | —   | 573  | —   | μA/MHz |
| Current consumption in EM1 mode with all peripherals disabled and voltage scaling enabled. DCDC in LP mode <sup>3</sup>            | I <sub>EM1_LPM_VS</sub>    | 19 MHz HFRCO   | —   | 25   | —   | μA/MHz |
|  |                            | 1 MHz HFRCO  | —   | 140  | —   | μA/MHz |
| Current consumption in EM2 mode, with voltage scaling enabled, DCDC in LP mode <sup>3</sup>  | I <sub>EM2_VS</sub>        | Full 32 kB RAM retention and RTCC running from LFXO                  | —   | 1.26 | —   | μA     |
|  |                            | Full 32 kB RAM retention and RTCC running from LFRCO                 | —   | 1.54 | —   | μA     |
|  |                            | 8 kB (1 bank) RAM retention and RTCC running from LFRCO <sup>5</sup> | —   | 1.30 | —   | μA     |
| Current consumption in EM3 mode, with voltage scaling enabled  | I <sub>EM3_VS</sub>        | Full 32 kB RAM retention and CRYOTIMER running from ULFR-CO          | —   | 0.93 | —   | μA     |
| Current consumption in EM4H mode, with voltage scaling enabled   | I <sub>EM4H_VS</sub>       | 128 byte RAM retention, RTCC running from LFXO                       | —   | 0.78 | —   | μA     |
|  |                            | 128 byte RAM retention, CRYOTIMER running from ULFRCO                | —   | 0.50 | —   | μA     |
|  |                            | 128 byte RAM retention, no RTCC                                      | —   | 0.50 | —   | μA     |
| Current consumption in EM4S mode   | I <sub>EM4S</sub>          | No RAM retention, no RTCC  | —   | 0.06 | —   | μA     |

### 4.1.9.3 Low-Frequency RC Oscillator (LFRCO)

**Table 4.13. Low-Frequency RC Oscillator (LFRCO)**

| Parameter                        | Symbol             | Test Condition                     | Min | Typ    | Max | Unit |
|----------------------------------|--------------------|------------------------------------|-----|--------|-----|------|
| Oscillation frequency            | f <sub>LFRCO</sub> | ENVREF <sup>2</sup> = 1            | TBD | 32.768 | TBD | kHz  |
|                                  |                    | ENVREF <sup>2</sup> = 1, T > 85 °C | TBD | 32.768 | TBD | kHz  |
|                                  |                    | ENVREF <sup>2</sup> = 0            | TBD | 32.768 | TBD | kHz  |
| Startup time                     | t <sub>LFRCO</sub> |                                    | —   | 500    | —   | μs   |
| Current consumption <sup>1</sup> | I <sub>LFRCO</sub> | ENVREF = 1 in CMU_LFRCOCTRL        | —   | 370    | —   | nA   |
|                                  |                    | ENVREF = 0 in CMU_LFRCOCTRL        | —   | 520    | —   | nA   |

**Note:**  
1. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register.  
2. In CMU\_LFRCOCTRL register.

#### 4.1.10 Flash Memory Characteristics<sup>5</sup>

**Table 4.17. Flash Memory Characteristics<sup>5</sup>**

| Parameter                                   | Symbol               | Test Condition                                | Min   | Typ | Max | Unit   |
|---|----------------------|---|-------|-----|-----|--------|
| Flash erase cycles before failure           | EC <sub>FLASH</sub>  |   | 10000 | —   | —   | cycles |
| Flash data retention                        | RET <sub>FLASH</sub> | T ≤ 85 °C                                     | 10    | —   | —   | years  |
|   |                      | T ≤ 125 °C                                    | 10    | —   | —   | years  |
| Word (32-bit) programming time              | t <sub>W_PROG</sub>  | Burst write, 128 words, average time per word | 20    | 26  | 32  | μs     |
|   |                      | Single word                                   | 59    | 68  | 83  | μs     |
| Page erase time <sup>4</sup>                | t <sub>PERASE</sub>  |   | 20    | 27  | 35  | ms     |
| Mass erase time <sup>1</sup>                | t <sub>MERASE</sub>  |   | 20    | 27  | 35  | ms     |
| Device erase time <sup>2 3</sup>            | t <sub>DERASE</sub>  | T ≤ 85 °C                                     | —     | 54  | 70  | ms     |
|   |                      | T ≤ 125 °C                                    | —     | 54  | 75  | ms     |
| Erase current <sup>6</sup>                  | I <sub>ERASE</sub>   | Page Erase                                    | —     | —   | 1.7 | mA     |
|   |                      | Mass or Device Erase                          | —     | —   | 2.0 | mA     |
| Write current <sup>6</sup>                  | I <sub>WRITE</sub>   |   | —     | —   | 3.5 | mA     |
| Supply voltage during flash erase and write | V <sub>FLASH</sub>   |   | 1.62  | —   | 3.6 | V      |

**Note:**

1. Mass erase is issued by the CPU and erases all flash.
2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).
3. From setting the DEVICEERASE bit in AAP\_CMD to 1 until the ERASEBUSY bit in AAP\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
4. From setting the ERASEPAGE bit in MSC\_WRITECMD to 1 until the BUSY bit in MSC\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
5. Flash data retention information is published in the Quarterly Quality and Reliability Report.
6. Measured at 25 °C.

#### 4.1.14 Analog Comparator (ACMP)

Table 4.21. Analog Comparator (ACMP)

| Parameter   | Symbol        | Test Condition   | Min | Typ | Max                | Unit |
|---|---------------|--|-----|-----|--------------------|------|
| Input voltage range   | $V_{ACMPIN}$  | ACMPVDD =<br>ACMPn_CTRL_PWRSEL <sup>1</sup>                          | —   | —   | $V_{ACMPVDD}$      | V    |
| Supply voltage  | $V_{ACMPVDD}$ | BIASPROG <sup>4</sup> ≤ 0x10 or FULL-<br>BIAS <sup>4</sup> = 0       | 1.8 | —   | $V_{VREGVDD\_MAX}$ | V    |
|   |               | 0x10 < BIASPROG <sup>4</sup> ≤ 0x20 and<br>FULLBIAS <sup>4</sup> = 1 | 2.1 | —   | $V_{VREGVDD\_MAX}$ | V    |
| Active current not including<br>voltage reference <sup>2</sup>      | $I_{ACMP}$    | BIASPROG <sup>4</sup> = 1, FULLBIAS <sup>4</sup> = 0                 | —   | 50  | —                  | nA   |
|   |               | BIASPROG <sup>4</sup> = 0x10, FULLBIAS <sup>4</sup><br>= 0           | —   | 306 | —                  | nA   |
|   |               | BIASPROG <sup>4</sup> = 0x02, FULLBIAS <sup>4</sup><br>= 1           | —   | 6.5 | —                  | μA   |
|   |               | BIASPROG <sup>4</sup> = 0x20, FULLBIAS <sup>4</sup><br>= 1           | —   | 74  | TBD                | μA   |
| Current consumption of inter-<br>nal voltage reference <sup>2</sup> | $I_{ACMPREF}$ | VLP selected as input using 2.5 V<br>Reference / 4 (0.625 V)         | —   | 50  | —                  | nA   |
|   |               | VLP selected as input using VDD                                      | —   | 20  | —                  | nA   |
|   |               | VBDIV selected as input using<br>1.25 V reference / 1                | —   | 4.1 | —                  | μA   |
|   |               | VADIV selected as input using<br>VDD/1                               | —   | 2.4 | —                  | μA   |



## 4.1.21 I2C

### 4.1.21.1 I2C Standard-mode (Sm)<sup>1</sup>

**Table 4.28. I2C Standard-mode (Sm)<sup>1</sup>**

| Parameter  | Symbol              | Test Condition | Min | Typ | Max  | Unit |
|--|---------------------|----------------|-----|-----|------|------|
| SCL clock frequency <sup>2</sup>                 | f <sub>SCL</sub>    |                | 0   | —   | 100  | kHz  |
| SCL clock low time                               | t <sub>LOW</sub>    |                | 4.7 | —   | —    | μs   |
| SCL clock high time                              | t <sub>HIGH</sub>   |                | 4   | —   | —    | μs   |
| SDA set-up time                                  | t <sub>SU_DAT</sub> |                | 250 | —   | —    | ns   |
| SDA hold time <sup>3</sup>                       | t <sub>HD_DAT</sub> |                | 100 | —   | 3450 | ns   |
| Repeated START condition set-up time             | t <sub>SU_STA</sub> |                | 4.7 | —   | —    | μs   |
| (Repeated) START condition hold time             | t <sub>HD_STA</sub> |                | 4   | —   | —    | μs   |
| STOP condition set-up time                       | t <sub>SU_STO</sub> |                | 4   | —   | —    | μs   |
| Bus free time between a STOP and START condition | t <sub>BUF</sub>    |                | 4.7 | —   | —    | μs   |

**Note:**

1. For CLHR set to 0 in the I2Cn\_CTRL register.
2. For the minimum HPPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.
3. The maximum SDA hold time (t<sub>HD\_DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

## SPI Slave Timing

Table 4.32. SPI Slave Timing

| Parameter                         | Symbol            | Test Condition | Min                         | Typ | Max                         | Unit |
|-----------------------------------|-------------------|----------------|-----------------------------|-----|-----------------------------|------|
| SCLK period <sup>1 3 2</sup>      | $t_{SCLK}$        |                | 6 *<br>$t_{HPERCLK}$        | —   | —                           | ns   |
| SCLK high time <sup>1 3 2</sup>   | $t_{SCLK\_HI}$    |                | 2.5 *<br>$t_{HPERCLK}$      | —   | —                           | ns   |
| SCLK low time <sup>1 3 2</sup>    | $t_{SCLK\_LO}$    |                | 2.5 *<br>$t_{HPERCLK}$      | —   | —                           | ns   |
| CS active to MISO <sup>1 3</sup>  | $t_{CS\_ACT\_MI}$ |                | 20                          | —   | 70                          | ns   |
| CS disable to MISO <sup>1 3</sup> | $t_{CS\_DIS\_MI}$ |                | 15                          | —   | 150                         | ns   |
| MOSI setup time <sup>1 3</sup>    | $t_{SU\_MO}$      |                | 4                           | —   | —                           | ns   |
| MOSI hold time <sup>1 3 2</sup>   | $t_{H\_MO}$       |                | 7                           | —   | —                           | ns   |
| SCLK to MISO <sup>1 3 2</sup>     | $t_{SCLK\_MI}$    |                | 14 + 1.5 *<br>$t_{HPERCLK}$ | —   | 40 + 2.5 *<br>$t_{HPERCLK}$ | ns   |

**Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
2.  $t_{HPERCLK}$  is one period of the selected HPERCLK.
3. Measurement done with 8 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ ).




Figure 4.2. SPI Slave Timing Diagram

## 4.2 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.




Figure 4.5. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Temperature

| Pin Name | Pin(s) | Description   | Pin Name | Pin(s)   | Description           |
|----------|--------|---|----------|----------|-----------------------|
| PC3      | 12     | GPIO (5V)   | PC4      | 13       | GPIO                  |
| PC5      | 14     | GPIO  | PB7      | 15       | GPIO                  |
| PB8      | 16     | GPIO  | PA8      | 17       | GPIO                  |
| PA9      | 18     | GPIO  | PA10     | 19       | GPIO                  |
| RESETn   | 20     | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | PB11     | 21       | GPIO                  |
| PB12     | 22     | GPIO  | AVDD     | 23<br>27 | Analog power supply.  |
| PB13     | 24     | GPIO  | PB14     | 25       | GPIO                  |
| PD0      | 28     | GPIO (5V)   | PD1      | 29       | GPIO                  |
| PD2      | 30     | GPIO (5V)   | PD3      | 31       | GPIO                  |
| PD4      | 32     | GPIO  | PD5      | 33       | GPIO                  |
| PD6      | 34     | GPIO  | PD7      | 35       | GPIO                  |
| PD8      | 36     | GPIO  | PC6      | 37       | GPIO                  |
| PC7      | 38     | GPIO  | DVDD     | 39       | Digital power supply. |
| DECOUPLE | 40     | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.  | PC8      | 41       | GPIO                  |
| PC9      | 42     | GPIO  | PC10     | 43       | GPIO (5V)             |
| PC11     | 44     | GPIO (5V)   | PC12     | 45       | GPIO (5V)             |
| PC13     | 46     | GPIO (5V)   | PC14     | 47       | GPIO (5V)             |
| PC15     | 48     | GPIO (5V)   | PF0      | 49       | GPIO (5V)             |
| PF1      | 50     | GPIO (5V)   | PF2      | 51       | GPIO                  |
| PF3      | 52     | GPIO  | PF4      | 53       | GPIO                  |
| PF5      | 54     | GPIO  | PE8      | 56       | GPIO                  |
| PE9      | 57     | GPIO  | PE10     | 58       | GPIO                  |
| PE11     | 59     | GPIO  | PE12     | 60       | GPIO                  |
| PE13     | 61     | GPIO  | PE14     | 62       | GPIO                  |
| PE15     | 63     | GPIO  | PA15     | 64       | GPIO                  |

**Note:**

1. GPIO with 5V tolerance are indicated by (5V).

## 5.9 EFM32TG11B5xx in QFP48 Device Pinout




Figure 5.9. EFM32TG11B5xx in QFP48 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.14 GPIO Functionality Table](#) or [5.15 Alternate Functionality Overview](#).

Table 5.9. EFM32TG11B5xx in QFP48 Device Pinout

| Pin Name | Pin(s)        | Description | Pin Name | Pin(s)        | Description                |
|----------|---------------|-------------|----------|---------------|----------------------------|
| PA0      | 1             | GPIO        | PA1      | 2             | GPIO                       |
| PA2      | 3             | GPIO        | IOVDD0   | 4<br>21<br>43 | Digital IO power supply 0. |
| VSS      | 5<br>17<br>44 | Ground      | PB3      | 6             | GPIO                       |
| PB4      | 7             | GPIO        | PB5      | 8             | GPIO                       |
| PB6      | 9             | GPIO        | PB7      | 10            | GPIO                       |

| Alternate               | LOCATION |       |  |
|-------------------------|----------|-------|--|
| Functionality           | 0 - 3    | 4 - 7 | Description  |
| LCD_SEG9                | 0: PE13  |       | LCD segment line 9.  |
| LCD_SEG10               | 0: PE14  |       | LCD segment line 10.   |
| LCD_SEG11               | 0: PE15  |       | LCD segment line 11.   |
| LCD_SEG12               | 0: PA15  |       | LCD segment line 12.   |
| LCD_SEG13               | 0: PA0   |       | LCD segment line 13.   |
| LCD_SEG14               | 0: PA1   |       | LCD segment line 14.   |
| LCD_SEG15               | 0: PA2   |       | LCD segment line 15.   |
| LCD_SEG16               | 0: PA3   |       | LCD segment line 16.   |
| LCD_SEG17               | 0: PA4   |       | LCD segment line 17.   |
| LCD_SEG18               | 0: PA5   |       | LCD segment line 18.   |
| LCD_SEG19               | 0: PA6   |       | LCD segment line 19.   |
| LCD_SEG20 /<br>LCD_COM4 | 0: PB3   |       | LCD segment line 20. This pin may also be used as LCD COM line 4 |
| LCD_SEG21 /<br>LCD_COM5 | 0: PB4   |       | LCD segment line 21. This pin may also be used as LCD COM line 5 |

| Alternate     | LOCATION                              |                              |  |
|---------------|---------------------------------------|------------------------------|--|
| Functionality | 0 - 3                                 | 4 - 7                        | Description                                |
| LES_CH4       | 0: PC4                                |                              | LESENSE channel 4.                         |
| LES_CH5       | 0: PC5                                |                              | LESENSE channel 5.                         |
| LES_CH6       | 0: PC6                                |                              | LESENSE channel 6.                         |
| LES_CH7       | 0: PC7                                |                              | LESENSE channel 7.                         |
| LES_CH8       | 0: PC8                                |                              | LESENSE channel 8.                         |
| LES_CH9       | 0: PC9                                |                              | LESENSE channel 9.                         |
| LES_CH10      | 0: PC10                               |                              | LESENSE channel 10.                        |
| LES_CH11      | 0: PC11                               |                              | LESENSE channel 11.                        |
| LES_CH12      | 0: PC12                               |                              | LESENSE channel 12.                        |
| LES_CH13      | 0: PC13                               |                              | LESENSE channel 13.                        |
| LES_CH14      | 0: PC14                               |                              | LESENSE channel 14.                        |
| LES_CH15      | 0: PC15                               |                              | LESENSE channel 15.                        |
| LETIM0_OUT0   | 0: PD6<br>1: PB11<br>2: PF0<br>3: PC4 | 4: PE12<br>5: PC14<br>6: PA8 | Low Energy Timer LETIM0, output channel 0. |

## 7. QFN80 Package Specifications

### 7.1 QFN80 Package Dimensions




Figure 7.1. QFN80 Package Drawing



### 7.3 QFN80 Package Marking



Figure 7.3. QFN80 Package Marking

The package marking consists of:

- P P P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code. The first letter is the device revision.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.

**Table 8.1. TQFP64 Package Dimensions**

| Dimension  | Min       | Typ  | Max  |
|--|-----------|------|------|
| A  | —         | 1.15 | 1.20 |
| A1   | 0.05      | —    | 0.15 |
| A2   | 0.95      | 1.00 | 1.05 |
| b  | 0.17      | 0.22 | 0.27 |
| b1   | 0.17      | 0.20 | 0.23 |
| c  | 0.09      | —    | 0.20 |
| c1   | 0.09      | —    | 0.16 |
| D  | 12.00 BSC |      |      |
| D1   | 10.00 BSC |      |      |
| e  | 0.50 BSC  |      |      |
| E  | 12.00 BSC |      |      |
| E1   | 10.00 BSC |      |      |
| L  | 0.45      | 0.60 | 0.75 |
| L1   | 1.00 REF  |      |      |
| R1   | 0.08      | —    | —    |
| R2   | 0.08      | —    | 0.20 |
| S  | 0.20      | —    | —    |
| θ  | 0         | 3.5  | 7    |
| Θ1   | 0         | —    | 0.10 |
| Θ2   | 11        | 12   | 13   |
| Θ3   | 11        | 12   | 13   |
| <b>Note:</b><br>1. All dimensions shown are in millimeters (mm) unless otherwise noted.<br>2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.<br>3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. |           |      |      |

Table 8.2. TQFP64 PCB Land Pattern Dimensions

| Dimension | Min      | Max   |
|-----------|----------|-------|
| C1        | 11.30    | 11.40 |
| C2        | 11.30    | 11.40 |
| E         | 0.50 BSC |       |
| X         | 0.20     | 0.30  |
| Y         | 1.40     | 1.50  |

- Note:**
- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
  - 2. This Land Pattern Design is based on the IPC-7351 guidelines.
  - 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
  - 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
  - 5. The stencil thickness should be 0.125 mm (5 mils).
  - 6. The ratio of stencil aperture to land pad size can be 1:1 for all pads.
  - 7. A No-Clean, Type-3 solder paste is recommended.
  - 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 TQFP64 Package Marking



Figure 8.3. TQFP64 Package Marking

- The package marking consists of:
- P – The part number designation.
  - T – A trace or manufacturing code. The first letter is the device revision.
  - Y – The last 2 digits of the assembly year.
  - W – The 2-digit workweek when the device was assembled.

## 10.2 TQFP48 PCB Land Pattern




Figure 10.2. TQFP48 PCB Land Pattern Drawing

Table 10.2. TQFP48 PCB Land Pattern Dimensions

| Dimension | Typ  |
|-----------|------|
| C1        | 8.50 |
| C2        | 8.50 |
| E         | 0.50 |
| X         | 0.30 |
| Y         | 1.60 |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu\text{m}$  minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size can be 1:1 for all pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

### 10.3 TQFP48 Package Marking



Figure 10.3. TQFP48 Package Marking

The package marking consists of:

- P P P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code. The first letter is the device revision.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.