



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuns	
Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 12bit SAR; D/A 12bit
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TJ)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b320f128iq64-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	3.10 Core and Memory	.16 .16 .16 .16
	3.11 Memory Map	
	3.12 Configuration Summary	.18
4.	Electrical Specifications	19
	4.1 Electrical Characteristics	.19
	4.1.3 Thermal Characteristics	.22 .23
	4.1.5 Backup Supply Domain	.26
	4.1.8 Brown Out Detector (BOD)	.35
	4.1.11 General-Purpose I/O (GPIO) .	.42 .44
	4.1.13 Analog to Digital Converter (ADC)	.47
	4.1.16 Capacitive Sense (CSEN) . <	.53 .55
	4.1.18 LCD Driver	.59 .59 .60
		.64 .65
5.	Pin Definitions	72
	5.1 EFM32TG11B5xx in QFP80 Device Pinout	.72
	5.2 EFM32TG11B5xx in QFN80 Device Pinout	.75
	5.3 EFM32TG11B5xx in QFP64 Device Pinout	.78
	5.4 EFM32TG11B3xx in QFP64 Device Pinout	
		.82
	5.6 EFM32TG11B5xx in QFN64 Device Pinout	.84
	5.7 EFM32TG11B3xx in QFN64 Device Pinout	.86
	5.8 EFM32TG11B1xx in QFN64 Device Pinout	.88

3.6.5 Controller Area Network (CAN)

The CAN peripheral provides support for communication at up to 1 Mbps over CAN protocol version 2.0 part A and B. It includes 32 message objects with independent identifier masks and retains message RAM in EM2. Automatic retransmittion may be disabled in order to support Time Triggered CAN applications.

3.6.6 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.6.7 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSETM is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.7 Security Features

3.7.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

3.7.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. Tiny Gecko Series 1 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2^m), and SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO module allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

3.7.3 True Random Number Generator (TRNG)

The TRNG module is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

3.7.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

3.8 Analog

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be greater than or equal to AVDD, DVDD and all IOVDD supplies.
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD

4.1.4 DC-DC Converter

Test conditions: L_DCDC=4.7 µH (Murata LQH3NPN4R7MM0L), C_DCDC=4.7 µF (Samsung CL10B475KQ8NQNC), V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{DCDC_I}	Bypass mode, I _{DCDC_LOAD} = 50 mA	1.8	_	V _{VREGVDD} MAX	V
		Low noise (LN) mode, 1.8 V output, I_{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V output, I_{DCDC_LOAD} = 10 mA	2.4	_	V _{VREGVDD} MAX	V
		Low noise (LN) mode, 1.8 V out- put, I _{DCDC_LOAD} = 200 mA	2.6	_	V _{VREGVDD} MAX	V
Output voltage programma- ble range ¹	V _{DCDC_0}		1.8	_	V _{VREGVDD}	V
Regulation DC accuracy	ACC _{DC}	Low Noise (LN) mode, 1.8 V tar- get output	TBD	_	TBD	V
Regulation window ⁴	WIN _{REG}	Low Power (LP) mode, LPCMPBIASEMxx ³ = 0, 1.8 V tar- get output, I _{DCDC_LOAD} ≤ 75 µA	TBD	_	TBD	V
		Low Power (LP) mode, LPCMPBIASEMxx ³ = 3, 1.8 V tar- get output, I _{DCDC_LOAD} ≤ 10 mA	TBD	_	TBD	V
Steady-state output ripple	V _R		_	3	—	mVpp
Output voltage under/over- shoot	V _{OV}	CCM Mode (LNFORCECCM ³ = 1), Load changes between 0 mA and 100 mA	_	25	TBD	mV
		DCM Mode (LNFORCECCM ³ = 0), Load changes between 0 mA and 10 mA	_	45	TBD	mV
		Overshoot during LP to LN CCM/DCM mode transitions com- pared to DC level in LN mode	_	200	-	mV
		Undershoot during BYP/LP to LN CCM (LNFORCECCM ³ = 1) mode transitions compared to DC level in LN mode	_	40	_	mV
		Undershoot during BYP/LP to LN DCM (LNFORCECCM ³ = 0) mode transitions compared to DC level in LN mode	_	100	_	mV
DC line regulation	V _{REG}	Input changes between V _{VREGVDD_MAX} and 2.4 V	_	0.1	-	%
DC load regulation	I _{REG}	Load changes between 0 mA and 100 mA in CCM mode	—	0.1	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_CCM_VS	19 MHz HFRCO, CPU running while loop from flash	_	81	_	µA/MHz
abled and voltage scaling enabled, DCDC in Low Noise CCM mode ¹		1 MHz HFRCO, CPU running while loop from flash	—	1147		µA/MHz
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_LPM_VS	19 MHz HFRCO, CPU running while loop from flash	_	30	_	µA/MHz
abled and voltage scaling enabled, DCDC in LP mode ³		1 MHz HFRCO, CPU running while loop from flash	_	144	_	µA/MHz
Current consumption in EM1	I _{EM1_DCM}	48 MHz crystal	_	31	_	µA/MHz
mode with all peripherals dis- abled, DCDC in Low Noise		48 MHz HFRCO	_	30	_	µA/MHz
DCM mode ²		32 MHz HFRCO	_	36	_	µA/MHz
		26 MHz HFRCO	_	41	_	µA/MHz
		16 MHz HFRCO		54	_	µA/MHz
		1 MHz HFRCO		581	_	µA/MHz
Current consumption in EM1	I _{EM1_LPM}	32 MHz HFRCO		25	_	µA/MHz
mode with all peripherals dis- abled, DCDC in Low Power		26 MHz HFRCO	_	26	_	µA/MHz
mode ³		16 MHz HFRCO	_	29	_	µA/MHz
		1 MHz HFRCO	_	153	_	µA/MHz
Current consumption in EM1	IEM1_DCM_VS	19 MHz HFRCO	_	46	_	µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled, DCDC in Low Noise DCM mode ²		1 MHz HFRCO	_	573		µA/MHz
Current consumption in EM1	I _{EM1_LPM_VS}	19 MHz HFRCO	_	25	_	µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled. DCDC in LP mode ³		1 MHz HFRCO	_	140	_	µA/MHz
Current consumption in EM2 mode, with voltage scaling	I _{EM2_VS}	Full 32 kB RAM retention and RTCC running from LFXO	_	1.26	_	μΑ
enabled, DCDC in LP mode ³		Full 32 kB RAM retention and RTCC running from LFRCO	_	1.54	_	μA
		8 kB (1 bank) RAM retention and RTCC running from LFRCO ⁵	—	1.30	_	μA
Current consumption in EM3 mode, with voltage scaling enabled	IEM3_VS	Full 32 kB RAM retention and CRYOTIMER running from ULFR- CO	_	0.93		μA
Current consumption in EM4H mode, with voltage	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	0.78	_	μΑ
scaling enabled		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.50		μΑ
		128 byte RAM retention, no RTCC	_	0.50	_	μA
Current consumption in EM4S mode	I _{EM4S}	No RAM retention, no RTCC		0.06		μA

4.1.9.2 High-Frequency Crystal Oscillator (HFXO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f _{HFXO}		4	—	48	MHz
Supported crystal equivalent	ESR _{HFXO}	48 MHz crystal	_	_	50	Ω
series resistance (ESR)		24 MHz crystal		_	150	Ω
		4 MHz crystal	_	_	180	Ω
Supported range of crystal load capacitance ¹	C _{HFXO_CL}		TBD	_	TBD	pF
Nominal on-chip tuning cap range ²	C _{HFXO_T}	On each of HFXTAL_N and HFXTAL_P pins	8.7	_	51.7	pF
On-chip tuning capacitance step	SS _{HFXO}		_	0.08	_	pF
Startup time	t _{HFXO}	48 MHz crystal, ESR = 50 Ohm, $C_L = 8 pF$	_	350	_	μs
		24 MHz crystal, ESR = 150 Ohm, C _L = 6 pF	_	700	_	μs
		4 MHz crystal, ESR = 180 Ohm, C_L = 18 pF	_	3	_	ms
Current consumption after	I _{HFXO}	48 MHz crystal	_	880	_	μA
startup		24 MHz crystal		420	_	μA
		4 MHz crystal		80	_	μA

Table 4.12. High-Frequency Crystal Oscillator (HFXO)

Note:

1. Total load capacitance as seen by the crystal.

2. The effective load capacitance seen by the crystal will be C_{HFXO_T} /2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.

4.1.9.5 Auxiliary High-Frequency RC Oscillator (AUXHFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Frequency accuracy	fauxhfrco_acc	At production calibrated frequen- cies, across supply voltage and temperature	TBD	_	TBD	%
Start-up time	t _{AUXHFRCO}	f _{AUXHFRCO} ≥ 19 MHz	_	400	_	ns
		4 < f _{AUXHFRCO} < 19 MHz	_	1.4	_	μs
		f _{AUXHFRCO} ≤ 4 MHz	_	2.5	_	μs
Current consumption on all	I _{AUXHFRCO}	f _{AUXHFRCO} = 48 MHz	_	238	TBD	μA
supplies		f _{AUXHFRCO} = 38 MHz	—	196	TBD	μA
		f _{AUXHFRCO} = 32 MHz	_	160	TBD	μA
		f _{AUXHFRCO} = 26 MHz	_	137	TBD	μA
		f _{AUXHFRCO} = 19 MHz	_	110	TBD	μA
		f _{AUXHFRCO} = 16 MHz	_	101	TBD	μA
		f _{AUXHFRCO} = 13 MHz	_	78	TBD	μA
		f _{AUXHFRCO} = 7 MHz	_	54	TBD	μA
		f _{AUXHFRCO} = 4 MHz	_	30	TBD	μA
		f _{AUXHFRCO} = 2 MHz	_	27	TBD	μA
		f _{AUXHFRCO} = 1 MHz	_	25	TBD	μA
Coarse trim step size (% of period)	SS _{AUXHFR-} CO_COARSE			0.8	_	%
Fine trim step size (% of pe- riod)	SS _{AUXHFR-} CO_FINE			0.1	_	%
Period jitter	PJ _{AUXHFRCO}			0.2	_	% RMS

Table 4.15. Auxiliary High-Frequency RC Oscillator (AUXHFRCO)

4.1.9.6 Ultra-low Frequency RC Oscillator (ULFRCO)

Table 4.16. Ultra-low Frequency RC Oscillator (ULFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Oscillation frequency	f _{ULFRCO}		TBD	1	TBD	kHz

4.1.11 General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V _{IL}	GPIO pins	_	_	IOVDD*0.3	V
Input high voltage	V _{IH}	GPIO pins	IOVDD*0.7	—	—	V
Output high voltage relative	V _{OH}	Sourcing 3 mA, IOVDD \ge 3 V,	IOVDD*0.8	_	_	V
to IOVDD		DRIVESTRENGTH ¹ = WEAK				
		Sourcing 1.2 mA, IOVDD \ge 1.62 V,	IOVDD*0.6	_	-	V
		DRIVESTRENGTH ¹ = WEAK				
		Sourcing 20 mA, IOVDD \ge 3 V,	IOVDD*0.8	_	_	V
		DRIVESTRENGTH ¹ = STRONG				
		Sourcing 8 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	_	_	V
		DRIVESTRENGTH ¹ = STRONG				
Output low voltage relative to IOVDD	V _{OL}	Sinking 3 mA, IOVDD ≥ 3 V,		_	IOVDD*0.2	V
10000		DRIVESTRENGTH ¹ = WEAK				
		Sinking 1.2 mA, IOVDD \ge 1.62 V,	—	—	IOVDD*0.4	V
		DRIVESTRENGTH ¹ = WEAK				
		Sinking 20 mA, IOVDD \ge 3 V,	—	—	IOVDD*0.2	V
		DRIVESTRENGTH ¹ = STRONG				
		Sinking 8 mA, IOVDD ≥ 1.62 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH ¹ = STRONG				
Input leakage current	I _{IOLEAK}	All GPIO except LFXO pins, GPIO ≤ IOVDD, T ≤ 85 °C	—	0.1	TBD	nA
		LFXO Pins, GPIO ≤ IOVDD, T ≤ 85 °C	—	0.1	TBD	nA
		All GPIO except LFXO pins, GPIO ≤ IOVDD, T > 85 °C	—	—	TBD	nA
		LFXO Pins, GPIO ≤ IOVDD, T > 85 °C	—	—	TBD	nA
Input leakage current on 5VTOL pads above IOVDD	I _{5VTOLLEAK}	IOVDD < GPIO ≤ IOVDD + 2 V	_	3.3	TBD	μA
I/O pin pull-up/pull-down re- sistor	R _{PUD}		TBD	40	TBD	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t _{IOGLITCH}		TBD	25	TBD	ns

Table 4.18. General-Purpose I/O (GPIO)

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE12	76	GPIO	PE13	77	GPIO
PE14	78	GPIO	PE15	79	GPIO
PA15	80	GPIO			

Note:

1. GPIO with 5V tolerance are indicated by (5V).



Figure 5.2. EFM32TG11B5xx in QFN80 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.14 GPIO Functionality Table or 5.15 Alternate Functionality Overview.

Table 5.2. E	EFM32TG11B5xx	in QFN80	Device Pinout
--------------	---------------	----------	----------------------

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VREGVSS	0 46	Voltage regulator VSS	PA0	1	GPIO
PA1	2	GPIO	PA2	3	GPIO
PA3	4	GPIO	PA4	5	GPIO
PA5	6	GPIO	PA6	7	GPIO
IOVDD0	8 33 51 70	Digital IO power supply 0.	PB3	9	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC4	13	GPIO	PC5	14	GPIO
PB7	15	GPIO	PB8	16	GPIO
PA12	17	GPIO	PA13	18	GPIO (5V)
PA14	19	GPIO	RESETn	20	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
PB11	21	GPIO	AVDD	23 27	Analog power supply.
PB13	24	GPIO	PB14	25	GPIO
PD0	28	GPIO (5V)	PD1	29	GPIO
PD2	30	GPIO (5V)	PD3	31	GPIO
PD4	32	GPIO	PD5	33	GPIO
PD6	34	GPIO	PD7	35	GPIO
PD8	36	GPIO	PC6	37	GPIO
PC7	38	GPIO	DVDD	39	Digital power supply.
DECOUPLE	40	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PE4	41	GPIO
PE5	42	GPIO	PE6	43	GPIO
PE7	44	GPIO	PC12	45	GPIO (5V)
PC13	46	GPIO (5V)	PC14	47	GPIO (5V)
PC15	48	GPIO (5V)	PF0	49	GPIO (5V)
PF1	50	GPIO (5V)	PF2	51	GPIO
PF3	52	GPIO	PF4	53	GPIO
PF5	54	GPIO	PE8	57	GPIO
PE9	58	GPIO	PE10	59	GPIO
PE11	60	GPIO	PE12	61	GPIO
PE13	62	GPIO	PE14	63	GPIO
PE15	64	GPIO			

1. GPIO with 5V tolerance are indicated by (5V).



Figure 5.8. EFM32TG11B1xx in QFN64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.14 GPIO Functionality Table or 5.15 Alternate Functionality Overview.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VREGVSS	0	Voltage regulator VSS	PA0	1	GPIO
PA1	2	GPIO	PA2	3	GPIO
PA3	4	GPIO	PA4	5	GPIO
PA5	6	GPIO	PA6	7	GPIO
IOVDD0	8 26 55	Digital IO power supply 0.	PC0	9	GPIO (5V)
PC1	10	GPIO (5V)	PC2	11	GPIO (5V)

Alternate	LOCA	TION	
Functionality	0 - 3	4 - 7	Description
LCD_SEG9	0: PE13		LCD segment line 9.
LCD_SEG10	0: PE14		LCD segment line 10.
LCD_SEG11	0: PE15		LCD segment line 11.
LCD_SEG12	0: PA15		LCD segment line 12.
LCD_SEG13	0: PA0		LCD segment line 13.
LCD_SEG14	0: PA1		LCD segment line 14.
LCD_SEG15	0: PA2		LCD segment line 15.
LCD_SEG16	0: PA3		LCD segment line 16.
LCD_SEG17	0: PA4		LCD segment line 17.
LCD_SEG18	0: PA5		LCD segment line 18.
LCD_SEG19	0: PA6		LCD segment line 19.
LCD_SEG20 / LCD_COM4	0: PB3		LCD segment line 20. This pin may also be used as LCD COM line 4
LCD_SEG21 / LCD_COM5	0: PB4		LCD segment line 21. This pin may also be used as LCD COM line 5

Alternate	LOCA	ATION	
Functionality	0 - 3	4 - 7	Description
OPA3_N	0: PC7		Operational Amplifier 3 external negative input.
OPA3_OUT	0: PD1		Operational Amplifier 3 output.
OPA3_P	0: PC6		Operational Amplifier 3 external positive input.
PCNT0_S0IN	0: PC13 2: PC0 3: PD6	4: PA0 6: PB5 7: PB12	Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	0: PC14 2: PC1 3: PD7	4: PA1 6: PB6 7: PB11	Pulse Counter PCNT0 input number 1.
PRS_CH0	0: PA0 1: PF3 2: PC14 3: PF2		Peripheral Reflex System PRS, channel 0.
PRS_CH1	0: PA1 1: PF4 2: PC15 3: PE12		Peripheral Reflex System PRS, channel 1.
PRS_CH2	0: PC0 1: PF5 2: PE10 3: PE13		Peripheral Reflex System PRS, channel 2.
PRS_CH3	0: PC1 1: PE8 2: PE11 3: PA0		Peripheral Reflex System PRS, channel 3.
PRS_CH4	0: PC8 2: PF1		Peripheral Reflex System PRS, channel 4.
PRS_CH5	0: PC9 2: PD6		Peripheral Reflex System PRS, channel 5.
PRS_CH6	0: PA6 1: PB14 2: PE6		Peripheral Reflex System PRS, channel 6.
PRS_CH7	0: PB13 2: PE7		Peripheral Reflex System PRS, channel 7.

Alternate LOCATIO										
Functionality	0 - 3	4 - 7	Description							
U0_TX	2: PA3 3: PC14	4: PC4 5: PF1 6: PD7	UART0 Transmit output. Also used as receive input in half duplex communication.							
US0_CLK	0: PE12 1: PE5 2: PC9 3: PC15	4: PB13 5: PA12	USART0 clock input / output.							
US0_CS	0: PE13 1: PE4 2: PC8 3: PC14	4: PB14 5: PA13	USART0 chip select input / output.							
US0_CTS	0: PE14 2: PC7 3: PC13	4: PB6 5: PB11	USART0 Clear To Send hardware flow control input.							
US0_RTS	0: PE15 2: PC6 3: PC12	4: PB5 5: PD6	USART0 Request To Send hardware flow control output.							
US0_RX	0: PE11 1: PE6 2: PC10 3: PE12	4: PB8 5: PC1	USART0 Asynchronous Receive. USART0 Synchronous mode Master Input / Slave Output (MISO).							
US0_TX	0: PE10 1: PE7 2: PC11 3: PE13	4: PB7 5: PC0	USART0 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART0 Synchronous mode Master Output / Slave Input (MOSI).							
US1_CLK	0: PB7 1: PD2 2: PF0 3: PC15	4: PC3 5: PB11 6: PE5	USART1 clock input / output.							
US1_CS	0: PB8 1: PD3 2: PF1 3: PC14	4: PC0 5: PE4	USART1 chip select input / output.							
US1_CTS	1: PD4 2: PF3 3: PC6	4: PC12 5: PB13	USART1 Clear To Send hardware flow control input.							
US1_RTS	1: PD5 2: PF4 3: PC7	4: PC13 5: PB14	USART1 Request To Send hardware flow control output.							
US1_RX	0: PC1 1: PD1 2: PD6	4: PC2 5: PA0 6: PA2	USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).							
US1_TX	0: PC0 1: PD0 2: PD7	4: PC1 5: PF2 6: PA14	USART1 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART1 Synchronous mode Master Output / Slave Input (MOSI).							

EFM32TG11 Family Data Sheet Pin Definitions

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
OP	A3_	00	Г																														
APORT1Y	BUSAY			PB13		PB11						PB5		PB3				PA15		PA13				PA9				PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PA0
APORT3Y	BUSCY											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
APORT4Y	BUSDY												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				
OP	A3_	P																															
APORT1X	BUSAX		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PAO
APORT2X	BUSBX			PB13		PB11						PB5		PB3				PA15		PA13				6A9				PA5		PA3		PA1	
APORT3X	BUSCX												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				
APORT4X	BUSDX											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
VD	AC	0_0	UT0	/ 0	PA0	_οι	JT						1			1					1	1					1						
APORT1Y	BUSAY			PB13		PB11						PB5		PB3				PA15		PA13				6A9				PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PA0
APORT3Y	BUSCY											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
APORT4Y	BUSDY												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				

6. TQFP80 Package Specifications

6.1 TQFP80 Package Dimensions



Figure 6.1. TQFP80 Package Drawing

Table 9.2. QFN64 PCB Land Pattern Dimensions

Dimension	Тур
C1	8.90
C2	8.90
E	0.50
X1	0.30
Y1	0.85
X2	7.30
Y2	7.30

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

6. The stencil thickness should be 0.125 mm (5 mils).

7. The ratio of stencil aperture to land pad size can be 1:1 for all pads.

8. A 3x3 array of 1.45 mm square openings on a 2.00 mm pitch can be used for the center ground pad.

9. A No-Clean, Type-3 solder paste is recommended.

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



Figure 9.3. QFN64 Package Marking

The package marking consists of:

- PPPPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

Dimension	Min	Тур	Мах							
A		7.00 BSC								
A1	3.50 BSC									
В	7.00 BSC									
B1		3.50 BSC								
С	1.00	_	1.20							
D	0.17	—	0.27							
E	0.95	—	1.05							
F	0.17	_	0.23							
G		0.50 BSC								
Н	0.05	_	0.15							
J	0.09	0.09 —								
К	0.50	0.50 —								
L	0	0 —								
М		12 REF								
Ν	0.09	-	0.16							
Р		0.25 BSC								
R	0.150	—	0.250							
S		9.00 BSC								
S1		4.50 BSC								
V	9.00 BSC									
V1		4.50 BSC								
W		0.20 BSC								
AA		1.00 BSC								
Note:										

Table 10.1. TQFP48 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.