

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 12bit SAR; D/A 12bit
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b540f64gm32-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1. Feature List

The EFM32TG11 highlighted features are listed below.

# ARM Cortex-M0+ CPU platform

- High performance 32-bit processor @ up to 48 MHz
- Memory Protection Unit
- Wake-up Interrupt Controller
- Flexible Energy Management System
  - 37 µA/MHz in Active Mode (EM0)
  - 1.30 µA EM2 Deep Sleep current (8 kB RAM retention and RTCC running from LFRCO)
- Integrated DC-DC buck converter
- Backup Power Domain
  - RTCC and retention registers in a separate power domain, available in all energy modes
  - Operation from backup battery when main power absent/ insufficient
- Up to 128 kB flash program memory
- Up to 32 kB RAM data memory
- Communication Interfaces
  - CAN Bus Controller
    - Version 2.0A and 2.0B up to 1 Mbps
  - 4 × Universal Synchronous/Asynchronous Receiver/ Transmitter
    - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S/LIN
    - Triple buffered full/half-duplex operation with flow control
    - Ultra high speed (24 MHz) operation on one instance
  - 1 × Universal Asynchronous Receiver/ Transmitter
  - 1 × Low Energy UART
    - Autonomous operation with DMA in Deep Sleep Mode
  - $2 \times I^2C$  Interface with SMBus support
    - Address recognition in EM3 Stop Mode

# Up to 67 General Purpose I/O Pins

- Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
- Configurable peripheral I/O locations
- · 5 V tolerance on select pins
- Asynchronous external interrupts
- Output state retention and wake-up from Shutoff Mode
- Up to 8 Channel DMA Controller
- Up to 8 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling
- Hardware Cryptography
  - AES 128/256-bit keys
  - ECC B/K163, B/K233, P192, P224, P256
  - SHA-1 and SHA-2 (SHA-224 and SHA-256)
  - True Random Number Generator (TRNG)
- Hardware CRC engine
  - Single-cycle computation with 8/16/32-bit data and 16-bit (programmable)/32-bit (fixed) polynomial
- Security Management Unit (SMU)
  - Fine-grained access control for on-chip peripherals
- Integrated Low-energy LCD Controller with up to 8 × 32 segments
  - Voltage boost, contrast and autonomous animation
  - Patented low-energy LCD driver
- Ultra Low-Power Precision Analog Peripherals
  - 12-bit 1 Msamples/s Analog to Digital Converter (ADC)
    - On-chip temperature sensor
  - 2 × 12-bit 500 ksamples/s Digital to Analog Converter (VDAC)
  - Up to 2 × Analog Comparator (ACMP)
  - Up to 4 × Operational Amplifier (OPAMP)
  - Robust current-based capacitive sensing with up to 38 inputs and wake-on-touch (CSEN)
  - Up to 62 GPIO pins are analog-capable. Flexible analog peripheral-to-pin routing via Analog Port (APORT)
  - Supply Voltage Monitor

Ordering Code	Flash (kB)	RAM (kB)	DC-DC Con- verter	LCD	GPIO	Package	Temp Range
EFM32TG11B320F128GQ48-A	128	32	No	Yes	37	QFP48	-40 to +85°C
EFM32TG11B320F128IQ48-A	128	32	No	Yes	37	QFP48	-40 to +125°C
EFM32TG11B340F64GQ48-A	64	32	No	Yes	37	QFP48	-40 to +85°C
EFM32TG11B340F64IQ48-A	64	32	No	Yes	37	QFP48	-40 to +125°C
EFM32TG11B120F128GM64-A	128	32	No	No	56	QFN64	-40 to +85°C
EFM32TG11B120F128GQ64-A	128	32	No	No	53	QFP64	-40 to +85°C
EFM32TG11B120F128IM64-A	128	32	No	No	56	QFN64	-40 to +125°C
EFM32TG11B120F128IQ64-A	128	32	No	No	53	QFP64	-40 to +125°C
EFM32TG11B140F64GM64-A	64	32	No	No	56	QFN64	-40 to +85°C
EFM32TG11B140F64GQ64-A	64	32	No	No	53	QFP64	-40 to +85°C
EFM32TG11B140F64IM64-A	64	32	No	No	56	QFN64	-40 to +125°C
EFM32TG11B140F64IQ64-A	64	32	No	No	53	QFP64	-40 to +125°C
EFM32TG11B120F128GQ48-A	128	32	No	No	37	QFP48	-40 to +85°C
EFM32TG11B120F128IQ48-A	128	32	No	No	37	QFP48	-40 to +125°C
EFM32TG11B140F64GQ48-A	64	32	No	No	37	QFP48	-40 to +85°C
EFM32TG11B140F64IQ48-A	64	32	No	No	37	QFP48	-40 to +125°C
EFM32TG11B120F128GM32-A	128	32	No	No	24	QFN32	-40 to +85°C
EFM32TG11B120F128IM32-A	128	32	No	No	24	QFN32	-40 to +125°C
EFM32TG11B140F64GM32-A	64	32	No	No	24	QFN32	-40 to +85°C
EFM32TG11B140F64IM32-A	64	32	No	No	24	QFN32	-40 to +125°C

### 3.6.5 Controller Area Network (CAN)

The CAN peripheral provides support for communication at up to 1 Mbps over CAN protocol version 2.0 part A and B. It includes 32 message objects with independent identifier masks and retains message RAM in EM2. Automatic retransmittion may be disabled in order to support Time Triggered CAN applications.

#### 3.6.6 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

### 3.6.7 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSE<sup>TM</sup> is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

#### 3.7 Security Features

### 3.7.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

### 3.7.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. Tiny Gecko Series 1 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2<sup>m</sup>), and SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO module allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

#### 3.7.3 True Random Number Generator (TRNG)

The TRNG module is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

#### 3.7.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

#### 3.8 Analog

## 3.8.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

### 3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

### 3.8.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

### 3.8.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The CSEN module uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

### 3.8.5 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

### 3.8.6 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

### 3.8.7 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x32 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD module supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

#### 3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32TG11. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

# 4. Electrical Specifications

## 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on  $T_{AMB}$ =25 °C and  $V_{DD}$ = 3.3 V, by production test and/or technology characterization.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to 4.1.2.1 General Operating Conditions for more details about operational supply and temperature limits.

### 4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Symbol	Test Condition	Min	Тур	Мах	Unit
T <sub>STG</sub>		-50	_	150	°C
V <sub>DDMAX</sub>		-0.3		3.8	V
VDDRAMPMAX		—	_	1	V / µs
V <sub>DIGPIN</sub>	5V tolerant GPIO pins <sup>1 2 3</sup>	-0.3	_	Min of 5.25 and IOVDD +2	V
	LCD pins <sup>3</sup>	-0.3	_	Min of 3.8 and IOVDD +2	V
	Standard GPIO pins	-0.3		IOVDD+0.3	V
IVDDMAX	Source	—	_	200	mA
IVSSMAX	Sink	_	_	200	mA
I <sub>IOMAX</sub>	Sink		_	50	mA
	Source		_	50	mA
I <sub>IOALLMAX</sub>	Sink		_	200	mA
	Source	_		200	mA
TJ	-G grade devices	-40		105	°C
1	Laurada da da a	-40		405	°C
	T <sub>STG</sub> V <sub>DDMAX</sub> V <sub>DDRAMPMAX</sub> V <sub>DIGPIN</sub> I <sub>VDDMAX</sub> I <sub>VSSMAX</sub> I <sub>IOMAX</sub>	TSTGImage: style	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

## Table 4.1. Absolute Maximum Ratings

#### Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

 Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS), the pin voltage maximum is IOVDD + 0.3 V, to avoid exceeding the maximum IO current specifications.

3. To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO\_Px\_OVTDIS register. Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

# 4.1.2.1 General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Operating ambient tempera-	T <sub>A</sub>	-G temperature grade	-40	25	85	°C
ture range <sup>6</sup>		-I temperature grade	-40	25	125	°C
AVDD supply voltage <sup>2</sup>	V <sub>AVDD</sub>		1.8	3.3	3.8	V
VREGVDD operating supply	V <sub>VREGVDD</sub>	DCDC in regulation	2.4	3.3	3.8	V
voltage <sup>2 1</sup>		DCDC in bypass, 50mA load	1.8	3.3	3.8	V
		DCDC not in use. DVDD external- ly shorted to VREGVDD	1.8	3.3	3.8	V
VREGVDD current	I <sub>VREGVDD</sub>	DCDC in bypass, T ≤ 85 °C	_	_	200	mA
		DCDC in bypass, T > 85 °C	_	_	100	mA
DVDD operating supply volt- age	V <sub>DVDD</sub>		1.62	_	V <sub>VREGVDD</sub>	V
IOVDD operating supply volt- age	VIOVDD	All IOVDD pins <sup>5</sup>	1.62	_	V <sub>VREGVDD</sub>	V
DECOUPLE output capaci- tor <sup>3 4</sup>	C <sub>DECOUPLE</sub>		0.75	1.0	2.75	μF
HFCORECLK frequency	fCORE	VSCALE2, MODE = WS1	_	_	48	MHz
		VSCALE2, MODE = WS0	_	_	25	MHz
		VSCALE0, MODE = WS1	_	_	20	MHz
		VSCALE0, MODE = WS0	_	_	10	MHz
HFCLK frequency	f <sub>HFCLK</sub>	VSCALE2	_	_	48	MHz
		VSCALE0	_	_	20	MHz
HFSRCCLK frequency	f <sub>HFSRCCLK</sub>	VSCALE2	_	_	48	MHz
		VSCALE0	_	_	20	MHz
HFBUSCLK frequency	f <sub>HFBUSCLK</sub>	VSCALE2	_	_	48	MHz
		VSCALE0		_	20	MHz
HFPERCLK frequency	f <sub>HFPERCLK</sub>	VSCALE2	_	_	48	MHz
		VSCALE0	_	_	20	MHz
HFPERBCLK frequency	f <sub>HFPERBCLK</sub>	VSCALE2	_	_	48	MHz
		VSCALE0	_	_	20	MHz
HFPERCCLK frequency	fHFPERCCLK	VSCALE2	_	—	48	MHz
		VSCALE0	_	_	20	MHz

# Table 4.2. General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Note:						
		mode is calculated using $R_{BYP}$ _min+ILOAD * $R_{BYP}$ _max.	from the DCDC spec	cification table	e. Requiremer	nts for
2. VREGVDD must be	e tied to AVDD. Both	VREGVDD and AVDD minimum	voltages must be sa	atisfied for the	part to opera	te.
		characteristic specs of the capa oss temperature and DC bias.	citor used on DECOU	JPLE to ensu	re its capacita	ance val-
	will be dependent on	transitions occur at a rate of 10 r the value of the DECOUPLE ou				
5. When the CSEN pe	ripheral is used with	chopping enabled (CSEN_CTRI	CHOPEN = ENAB	LE), IOVDD n	nust be equal	to AVDE
cation. T <sub>A</sub> (max) =		due to device self-heating, which x PowerDissipation). Refer to th		•	-	

# 4.1.3 Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Thermal resistance, QFN32	THETA <sub>JA_QFN32</sub>	4-Layer PCB, Air velocity = 0 m/s	_	25.7	_	°C/W
Package		4-Layer PCB, Air velocity = 1 m/s	_	23.2	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	21.3	_	°C/W
Thermal resistance, TQFP48	THE-	4-Layer PCB, Air velocity = 0 m/s	_	44.1	_	°C/W
Package	TA <sub>JA_TQFP48</sub>	4-Layer PCB, Air velocity = 1 m/s		43.5	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s		42.3	_	°C/W
Thermal resistance, QFN64	THETA <sub>JA_QFN64</sub>	4-Layer PCB, Air velocity = 0 m/s	_	20.9	_	°C/W
Package		4-Layer PCB, Air velocity = 1 m/s	_	18.2	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	16.4	_	°C/W
Thermal resistance, TQFP64	THE-	4-Layer PCB, Air velocity = 0 m/s	_	37.3	_	°C/W
Package	TA <sub>JA_TQFP64</sub>	4-Layer PCB, Air velocity = 1 m/s	_	35.6	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	33.8	_	°C/W
Thermal resistance, QFN80	THETA <sub>JA_QFN80</sub>	4-Layer PCB, Air velocity = 0 m/s		20.9	_	°C/W
Package		4-Layer PCB, Air velocity = 1 m/s	_	18.2	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	16.4	_	°C/W
Thermal resistance, TQFP80	THE-	4-Layer PCB, Air velocity = 0 m/s	_	49.3	_	°C/W
Package	TA <sub>JA_TQFP80</sub>	4-Layer PCB, Air velocity = 1 m/s	_	44.5	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	42.6	_	°C/W

# Table 4.3. Thermal Characteristics

# 4.1.8 Brown Out Detector (BOD)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DVDD BOD threshold	V <sub>DVDDBOD</sub>	DVDD rising	_	_	TBD	V
		DVDD falling (EM0/EM1)	TBD	_	_	V
		DVDD falling (EM2/EM3)	TBD	_	—	V
DVDD BOD hysteresis	V <sub>DVDDBOD_HYST</sub>		_	18	_	mV
DVDD BOD response time	tDVDDBOD_DELAY	Supply drops at 0.1V/µs rate	—	2.4	_	μs
AVDD BOD threshold	V <sub>AVDDBOD</sub>	AVDD rising	_		TBD	V
		AVDD falling (EM0/EM1)	TBD	_	_	V
		AVDD falling (EM2/EM3)	TBD	_	_	V
AVDD BOD hysteresis	VAVDDBOD_HYST		—	20	_	mV
AVDD BOD response time	t <sub>AVDDBOD_DELAY</sub>	Supply drops at 0.1V/µs rate	—	2.4		μs
EM4 BOD threshold	V <sub>EM4DBOD</sub>	AVDD rising	—	_	TBD	V
		AVDD falling	TBD		_	V
EM4 BOD hysteresis	V <sub>EM4BOD_HYST</sub>		_	25	_	mV
EM4 BOD response time	t <sub>EM4BOD_DELAY</sub>	Supply drops at 0.1V/µs rate	—	300		μs

# Table 4.10. Brown Out Detector (BOD)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
ADC clock frequency	f <sub>ADCCLK</sub>		_	_	16	MHz
Throughput rate	<b>f</b> ADCRATE		_	_	1	Msps
Conversion time <sup>1</sup>	t <sub>ADCCONV</sub>	6 bit	_	7	_	cycles
		8 bit	_	9	_	cycles
		12 bit	—	13	_	cycles
Startup time of reference generator and ADC core	t <sub>ADCSTART</sub>	WARMUPMODE <sup>4</sup> = NORMAL	—	—	5	μs
generator and ADC core		WARMUPMODE <sup>4</sup> = KEEPIN- STANDBY	_		2	μs
		WARMUPMODE <sup>4</sup> = KEEPINSLO- WACC	_		1	μs
SNDR at 1Msps and f <sub>IN</sub> = 10kHz	SNDR <sub>ADC</sub>	Internal reference <sup>7</sup> , differential measurement	TBD	67	_	dB
		External reference <sup>6</sup> , differential measurement	_	68	_	dB
Spurious-free dynamic range (SFDR)	SFDR <sub>ADC</sub>	1 MSamples/s, 10 kHz full-scale sine wave	_	75	_	dB
Differential non-linearity (DNL)	DNL <sub>ADC</sub>	12 bit resolution, No missing co- des	TBD		TBD	LSB
Integral non-linearity (INL), End point method	INL <sub>ADC</sub>	12 bit resolution	TBD		TBD	LSB
Offset error	VADCOFFSETERR		TBD	0	TBD	LSB
Gain error in ADC	VADCGAIN	Using internal reference	_	-0.2	TBD	%
		Using external reference	_	-1	_	%
Temperature sensor slope	V <sub>TS_SLOPE</sub>		_	-1.84	_	mV/°C

Note:

1. Derived from ADCCLK.

2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU\_PWRCTRL.

3. In ADCn\_BIASPROG register.

4. In ADCn CNTL register.

5. The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on EMU PWRCTRL ANASW). Any ADC input routed through the APORT will further be limited by the IOVDD supply to the pin.

6. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL\_REF or SCANCTRL\_REF register field and VREFP in the SINGLECTRLX\_VREFSEL or SCANCTRLX\_VREFSEL field. The differential input range with this configuration is ± 1.25 V.

7. Internal reference option used corresponds to selection 2V5 in the SINGLECTRL\_REF or SCANCTRL\_REF register field. The differential input range with this configuration is ± 1.25 V. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.

# 4.1.15 Digital to Analog Converter (VDAC)

DRIVESTRENGTH = 2 unless otherwise specified. Primary VDAC output.

Table 4.22.	Digital to	Analog	Converter	(VDAC)
-------------	------------	--------	-----------	--------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output voltage	V <sub>DACOUT</sub>	Single-Ended	0	_	V <sub>VREF</sub>	V
		Differential <sup>2</sup>	-V <sub>VREF</sub>	_	V <sub>VREF</sub>	V
Current consumption includ- ing references (2 channels) <sup>1</sup>	IDAC	500 ksps, 12-bit, DRIVES- TRENGTH = 2, REFSEL = 4		396	_	μA
		44.1 ksps, 12-bit, DRIVES- TRENGTH = 1, REFSEL = 4	—	72	-	μA
		200 Hz refresh rate, 12-bit Sam- ple-Off mode in EM2, DRIVES- TRENGTH = 2, BGRREQTIME = 1, EM2REFENTIME = 9, REFSEL = 4, SETTLETIME = 0x0A, WAR- MUPTIME = 0x02		2	_	μΑ
Current from HFPERCLK <sup>4</sup>	IDAC_CLK		_	5.8	—	µA/MHz
Sample rate	SR <sub>DAC</sub>		_	_	500	ksps
DAC clock frequency	f <sub>DAC</sub>		_	_	1	MHz
Conversion time	t <sub>DACCONV</sub>	f <sub>DAC</sub> = 1MHz	2	_	_	μs
Settling time	t <sub>DACSETTLE</sub>	50% fs step settling to 5 LSB	_	2.5	—	μs
Startup time	t <sub>DACSTARTUP</sub>	Enable to 90% fs output, settling to 10 LSB	_	_	12	μs
Output impedance	R <sub>OUT</sub>	DRIVESTRENGTH = 2, 0.4 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.4 V, -8 mA $<$ I <sub>OUT</sub> $<$ 8 mA, Full supply range	_	2	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.4 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.4 V, -400 µA $<$ I <sub>OUT</sub> $<$ 400 µA, Full supply range	_	2	_	Ω
		$\label{eq:DRIVESTRENGTH} \begin{array}{l} DRIVESTRENGTH = 2, \ 0.1 \ V \leq \\ V_{OUT} \leq V_{OPA} - 0.1 \ V, \ -2 \ mA < \\ I_{OUT} < 2 \ mA, \ Full supply range \end{array}$	_	2	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.1 V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>OPA</sub> - 0.1 V, -100 µA $<$ I <sub>OUT</sub> $<$ 100 µA, Full supply range		2	-	Ω
Power supply rejection ratio <sup>6</sup>	PSRR	Vout = 50% fs. DC	_	65.5	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current, continuous conversions, WARMUP- MODE=KEEPCSENWARM	ICSEN_ACTIVE	SAR or Delta Modulation conver- sions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on	_	90.5	_	μA
HFPERCLK supply current	ICSEN_HFPERCLK	Current contribution from HFPERCLK when clock to CSEN block is enabled.	_	2.25	_	µA/MHz

# Note:

 Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total\_current = single\_sample\_current \* (number\_of\_channels \* accumulation)).




Figure 4.3. EM0 Active Mode Typical Supply Current vs. Temperature

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	9 24 51 70	Ground	PB3	10	GPIO
PB4	11	GPIO	PB5	12	GPIO
PB6	13	GPIO	PC1	14	GPIO (5V)
PC2	15	GPIO (5V)	PC3	16	GPIO (5V)
PC4	17	GPIO	PC5	18	GPIO
PB7	19	GPIO	PB8	20	GPIO
PA8	21	GPIO	PA9	22	GPIO
PA10	23	GPIO	PA12	25	GPIO
PA14	26	GPIO	RESETn	27	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
PB11	28	GPIO	PB12	29	GPIO
AVDD	30 34	Analog power supply.	PB13	31	GPIO
PB14	32	GPIO	PD0	35	GPIO (5V)
PD1	36	GPIO	PD3	37	GPIO
PD4	38	GPIO	PD5	39	GPIO
PD6	40	GPIO	PD7	41	GPIO
PD8	42	GPIO	PC6	43	GPIO
PC7	44	GPIO	VREGVSS	45	Voltage regulator VSS
VREGSW	46	DCDC regulator switching node	VREGVDD	47	Voltage regulator VDD input
DVDD	48	Digital power supply.	DECOUPLE	49	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
PE4	52	GPIO	PE5	53	GPIO
PE6	54	GPIO	PE7	55	GPIO
PC8	56	GPIO	PC9	57	GPIO
PC10	58	GPIO (5V)	PC11	59	GPIO (5V)
PC13	60	GPIO (5V)	PC14	61	GPIO (5V)
PC15	62	GPIO (5V)	PF0	63	GPIO (5V)
PF1	64	GPIO (5V)	PF2	65	GPIO
PF3	66	GPIO	PF4	67	GPIO
PF5	68	GPIO	PE8	71	GPIO
PE9	72	GPIO	PE10	73	GPIO
PE11	74	GPIO	BODEN	75	Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PB8	8	GPIO	RESETn	9	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
PB11	10	GPIO	AVDD	11 15	Analog power supply.
PB13	12	GPIO	PB14	13	GPIO
PD4	16	GPIO	PD5	17	GPIO
PD6	18	GPIO	PD7	19	GPIO
DVDD	20	Digital power supply.	DECOUPLE	21	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
PC13	22	GPIO (5V)	PC14	23	GPIO (5V)
PC15	24	GPIO (5V)	PF0	25	GPIO (5V)
PF1	26	GPIO (5V)	PF2	27	GPIO
PE10	29	GPIO	PE11	30	GPIO
PE12	31	GPIO	PE13	32	GPIO
Note:		,			

1. GPIO with 5V tolerance are indicated by (5V).

Alternate	LOCA	ATION								
Functionality	0 - 3	4 - 7	Description							
CAN0_TX	0: PC1 1: PF2 2: PD1		CAN0 TX.							
CMU_CLK0	0: PA2 1: PC12 2: PD7	4: PF2 5: PA12	Clock Management Unit, clock output number 0.							
CMU_CLK1	0: PA1 1: PD8 2: PE12	4: PF3 5: PB11	Clock Management Unit, clock output number 1.							
CMU_CLK2	0: PA0 1: PA3 2: PD6	4: PA3	Clock Management Unit, clock output number 2.							
CMU_CLKI0	0: PD4 1: PA3 2: PB8 3: PB13	6: PE12 7: PB11	Clock Management Unit, clock input number 0.							
DBG_SWCLKTCK	0: PF0		Debug-interface Serial Wire clock input and JTAG Test Clock. Note that this function is enabled to the pin out of reset, and has a built-in pull down.							
DBG_SWDIOTMS	0: PF1		Debug-interface Serial Wire data input / output and JTAG Test Mode Select. Note that this function is enabled to the pin out of reset, and has a built-in pull up.							
DBG_TDI	0: PF5		Debug-interface JTAG Test Data In. Note that this function becomes available after the first valid JTAG command is re- ceived, and has a built-in pull up when JTAG is active.							
DBG_TDO	0: PF2		Debug-interface JTAG Test Data Out. Note that this function becomes available after the first valid JTAG command is re- ceived.							
GPIO_EM4WU0	0: PA0		Pin can be used to wake the system up from EM4							
GPIO_EM4WU1	0: PA6		Pin can be used to wake the system up from EM4							
GPIO_EM4WU2	0: PC9		Pin can be used to wake the system up from EM4							
GPIO_EM4WU3	0: PF1		Pin can be used to wake the system up from EM4							

Alternate	LOC	ATION								
Functionality	0 - 3	4 - 7	Description							
US2_CLK	0: PC4 1: PB5 2: PA9 3: PA15	5: PF2	USART2 clock input / output.							
US2_CS	0: PC5 1: PB6 2: PA10 3: PB11	5: PF5	USART2 chip select input / output.							
US2_CTS	0: PC1 1: PB12	4: PC12 5: PD6	USART2 Clear To Send hardware flow control input.							
US2_RTS	0: PC0 2: PA12 3: PC14	4: PC13 5: PD8	USART2 Request To Send hardware flow control output.							
US2_RX	0: PC3 1: PB4 2: PA8 3: PA14	5: PF1	USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO).							
US2_TX	0: PC2 1: PB3 3: PA13	5: PF0	USART2 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART2 Synchronous mode Master Output / Slave Input (MOSI).							
US3_CLK	0: PA2 1: PD7 2: PD4		USART3 clock input / output.							
US3_CS	0: PA3 1: PE4 2: PC14 3: PC0		USART3 chip select input / output.							
US3_CTS	0: PA4 1: PE5 2: PD6		USART3 Clear To Send hardware flow control input.							
US3_RTS	0: PA5 1: PC1 2: PA14 3: PC15		USART3 Request To Send hardware flow control output.							
US3_RX	0: PA1 1: PE7 2: PB7		USART3 Asynchronous Receive. USART3 Synchronous mode Master Input / Slave Output (MISO).							
US3_TX	0: PA0 1: PE6 2: PB3		USART3 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART3 Synchronous mode Master Output / Slave Input (MOSI).							
VDAC0_EXT	0: PD6		Digital to analog converter VDAC0 external reference input pin.							

Alternate	LOC	ATION	
Functionality	0 - 3	4 - 7	Description
WTIM1_CC3	0: PD1 1: PD5 2: PC6	4: PE6	Wide timer 1 Capture Compare input / output channel 3.

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
CE	CEXT																																
APORT1X	BUSAX		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PA0
APORT1Y	BUSAY			PB13		PB11						PB5		PB3				PA15		PA13				6Yd				PA5		PA3		PA1	
APORT3X	BUSCX												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				
APORT3Y	BUSCY											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
CE	хт_	SEN	ISE																														
APORT2X	BUSBX			PB13		PB11						PB5		PB3				PA15		PA13				6Yd				PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12						PB6		PB4						PA14				PA10				PA6		PA4		PA2		PAO
APORT4X	BUSDX											PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5					
APORT4Y	BUSDY												PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				

# Table 5.19. CSEN Bus and Pin Mapping

Dimension	Min	Тур	Мах										
A	_	_	1.20										
A1	0.05	—	0.15										
A2	0.95	0.95 1.00 1.05											
b	0.17	0.20	0.27										
С	0.09	0.09 —											
D		14.00 BSC											
D1		12.00 BSC											
е	0.50 BSC												
E	14.00 BSC												
E1		12.00 BSC											
L	0.45	0.60	0.75										
L1		1.00 REF											
θ	0	3.5	7										
ааа		0.20											
bbb	0.20												
ссс	0.08												
ddd		0.08											
eee	0.05												
Note:													

## Table 6.1. TQFP80 Package Dimensions

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This package outline conforms to JEDEC MS-026, variant ADD.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



Figure 11.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.