

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Betails	
Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	67
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 12bit SAR; D/A 12bit
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TJ)
Mounting Type	Surface Mount
Package / Case	80-WFQFN Exposed Pad
Supplier Device Package	80-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32tg11b540f64im80-ar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Timers/Counters

- 2 × 16-bit Timer/Counter
 - 3 or 4 Compare/Capture/PWM channels (4 + 4 on one timer instance)
 - Dead-Time Insertion on one timer instance
- 2 × 32-bit Timer/Counter
- 32-bit Real Time Counter and Calendar (RTCC)
- 32-bit Ultra Low Energy CRYOTIMER for periodic wakeup from any Energy Mode
- 16-bit Low Energy Timer for waveform generation
- 16-bit Pulse Counter with asynchronous operation
- Watchdog Timer with dedicated RC oscillator
- Low Energy Sensor Interface (LESENSE)
 - Autonomous sensor monitoring in Deep Sleep Mode
 - Wide range of sensors supported, including LC sensors and capacitive buttons
 - Up to 16 inputs
- Ultra efficient Power-on Reset and Brown-Out Detector
- Debug Interface
 - 2-pin Serial Wire Debug interface
 - 4-pin JTAG interface
 - Micro Trace Buffer (MTB)

Pre-Programmed UART Bootloader

Wide Operating Range

- 1.8 V to 3.8 V single power supply
- Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 $^\circ C$ to 85 $^\circ C$ $T_A)$ and Extended (-40 $^\circ C$ to 125 $^\circ C$ $T_J)$ temperature grades available
- Packages
 - QFN32 (5x5 mm)
 - TQFP48 (7x7 mm)
 - QFN64 (9x9 mm)
 - TQFP64 (10x10 mm)
 - QFN80 (9x9 mm)
 - TQFP80 (12x12 mm)

	3.10 Core and Memory	.16 .16 .16 .16
	3.11 Memory Map	
	3.12 Configuration Summary	.18
4.	Electrical Specifications	19
	4.1 Electrical Characteristics	.19
	4.1.3 Thermal Characteristics	.22 .23
	4.1.5 Backup Supply Domain	.26
	4.1.8 Brown Out Detector (BOD)	.35
	4.1.11 General-Purpose I/O (GPIO) .	.42 .44
	4.1.13 Analog to Digital Converter (ADC)	.47
	4.1.16 Capacitive Sense (CSEN) . <	.53 .55
	4.1.18 LCD Driver	.59 .59 .60
		.64 .65
5.	Pin Definitions	72
	5.1 EFM32TG11B5xx in QFP80 Device Pinout	.72
	5.2 EFM32TG11B5xx in QFN80 Device Pinout	.75
	5.3 EFM32TG11B5xx in QFP64 Device Pinout	.78
	5.4 EFM32TG11B3xx in QFP64 Device Pinout	
		.82
	5.6 EFM32TG11B5xx in QFN64 Device Pinout	.84
	5.7 EFM32TG11B3xx in QFN64 Device Pinout	.86
	5.8 EFM32TG11B1xx in QFN64 Device Pinout	.88

3.2 Power

The EFM32TG11 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFM32TG11 device family includes support for internal supply voltage scaling, as well as two different power domain groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

AVDD and VREGVDD need to be 1.8 V or higher for the MCU to operate across all conditions; however the rest of the system will operate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

3.2.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.2.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

3.2.3 EM2 and EM3 Power Domains

The EFM32TG11 has three independent peripheral power domains for use in EM2 and EM3. Two of these domains are dynamic and can be shut down to save energy. Peripherals associated with the two dynamic power domains are listed in Table 3.1 EM2 and EM3 Peripheral Power Subdomains on page 11. If all of the peripherals in a peripheral power domain are unused, the power domain for that group will be powered off in EM2 and EM3, reducing the overall current consumption of the device. Other EM2, EM3, and EM4-capable peripherals and functions not listed in the table below reside on the primary power domain, which is always on in EM2 and EM3.

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	CSEN
ADC0	VDAC0
LETIMER0	LEUART0
LESENSE	12C0
APORT	12C1
-	IDAC
-	LCD

Table 3.1. EM2 and EM3 Peripheral Power Subdomains

3.5.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.5.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.5.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.5.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.6 Communications and Other Digital Peripherals

3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.6.2 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous Receiver/Transmitter is a subset of the USART module, supporting full duplex asynchronous UART communication with hardware flow control and RS-485.

3.6.3 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.6.4 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.




Figure 3.3. EFM32TG11 Memory Map — Peripherals

3.12 Configuration Summary

The features of the EFM32TG11 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.2.	Configuration	Summary
------------	---------------	---------

Module	Configuration	Pin Connections
USART0	IrDA, SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	I ² S, SmartCard	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	IrDA, SmartCard, High-Speed	US2_TX, US2_RX, US2_CLK, US2_CS
USART3	I ² S, SmartCard	US3_TX, US3_RX, US3_CLK, US3_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	-	TIM1_CC[3:0]
WTIMER0	with DTI	WTIM0_CC[2:0], WTIM0_CDTI[2:0]
WTIMER1	-	WTIM1_CC[3:0]

4.1.4 DC-DC Converter

Test conditions: L_DCDC=4.7 µH (Murata LQH3NPN4R7MM0L), C_DCDC=4.7 µF (Samsung CL10B475KQ8NQNC), V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{DCDC_I}	Bypass mode, I _{DCDC_LOAD} = 50 mA	1.8	_	V _{VREGVDD} MAX	V
		Low noise (LN) mode, 1.8 V output, I_{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V output, I_{DCDC_LOAD} = 10 mA	2.4	_	V _{VREGVDD} MAX	V
		Low noise (LN) mode, 1.8 V out- put, I _{DCDC_LOAD} = 200 mA	2.6	_	V _{VREGVDD} MAX	V
Output voltage programma- ble range ¹	V _{DCDC_0}		1.8	_	V _{VREGVDD}	V
Regulation DC accuracy	ACC _{DC}	Low Noise (LN) mode, 1.8 V tar- get output	TBD	_	TBD	V
Regulation window ⁴	WIN _{REG}	Low Power (LP) mode, LPCMPBIASEMxx ³ = 0, 1.8 V tar- get output, I _{DCDC_LOAD} ≤ 75 µA	TBD	_	TBD	V
		Low Power (LP) mode, LPCMPBIASEMxx ³ = 3, 1.8 V tar- get output, I _{DCDC_LOAD} ≤ 10 mA	TBD	_	TBD	V
Steady-state output ripple	V _R		_	3	—	mVpp
Output voltage under/over- shoot	V _{OV}	CCM Mode (LNFORCECCM ³ = 1), Load changes between 0 mA and 100 mA	_	25	TBD	mV
		DCM Mode (LNFORCECCM ³ = 0), Load changes between 0 mA and 10 mA	_	45	TBD	mV
		Overshoot during LP to LN CCM/DCM mode transitions com- pared to DC level in LN mode	_	200	-	mV
		Undershoot during BYP/LP to LN CCM (LNFORCECCM ³ = 1) mode transitions compared to DC level in LN mode	_	40	_	mV
		Undershoot during BYP/LP to LN DCM (LNFORCECCM ³ = 0) mode transitions compared to DC level in LN mode	_	100	_	mV
DC line regulation	V _{REG}	Input changes between V _{VREGVDD_MAX} and 2.4 V	_	0.1	-	%
DC load regulation	I _{REG}	Load changes between 0 mA and 100 mA in CCM mode	—	0.1	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max load current	I _{LOAD_MAX}	Low noise (LN) mode, Heavy Drive ² , T \leq 85 °C	_	_	200	mA
	Drive ² ,	Low noise (LN) mode, Heavy Drive ² , T > 85 °C	_	_	100	mA
		Low noise (LN) mode, Medium Drive ²	_	_	100	mA
		Low noise (LN) mode, Light Drive ²	_	_	50	mA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 0	_	_	75	μA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 3	_	_	10	mA
DCDC nominal output ca- pacitor ⁵	C _{DCDC}	25% tolerance	1	4.7	4.7	μF
DCDC nominal output induc- tor	L _{DCDC}	20% tolerance	4.7	4.7	4.7	μH
Resistance in Bypass mode	R _{BYP}		_	1.2	TBD	Ω

Note:

1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V_{VREGVDD}.

- 2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=15.
- 3. LPCMPBIASEMxx refers to either LPCMPBIASEM234H in the EMU_DCDCMISCCTRL register or LPCMPBIASEM01 in the EMU_DCDCLOEM01CFG register, depending on the energy mode.

4. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits.

5. Output voltage under/over-shoot and regulation are specified with C_{DCDC} 4.7 μF. Different settings for DCDCLNCOMPCTRL must be used if C_{DCDC} is lower than 4.7 μF. See Application Note AN0948 for details.

4.1.6 Current Consumption

4.1.6.1 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 3.3 V. T = 25 °C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

Table 4.6. Current Consumption 3.3 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE}	48 MHz crystal, CPU running while loop from flash	_	45	_	µA/MHz
abled		48 MHz HFRCO, CPU running while loop from flash		44	TBD	µA/MHz
		48 MHz HFRCO, CPU running Prime from flash		57		µA/MHz
		48 MHz HFRCO, CPU running CoreMark loop from flash		71	_	µA/MHz
		32 MHz HFRCO, CPU running while loop from flash		45	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash		46	TBD	µA/MHz
		16 MHz HFRCO, CPU running while loop from flash		50		µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	161	TBD	µA/MHz
Current consumption in EM0 mode with all peripherals dis- abled and voltage scaling enabled	I _{ACTIVE_VS}	19 MHz HFRCO, CPU running while loop from flash	—	41	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	145	_	µA/MHz
Current consumption in EM1	I _{EM1}	48 MHz crystal	—	34	_	µA/MHz
mode with all peripherals disabled		48 MHz HFRCO	—	33	TBD	µA/MHz
		32 MHz HFRCO	—	34		µA/MHz
		26 MHz HFRCO	—	35	TBD	µA/MHz
		16 MHz HFRCO	—	39	_	µA/MHz
		1 MHz HFRCO	—	150	TBD	µA/MHz
Current consumption in EM1	I _{EM1_VS}	19 MHz HFRCO	—	32	_	µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled		1 MHz HFRCO	_	136		µA/MHz
Current consumption in EM2 mode, with voltage scaling	I _{EM2_VS}	Full 32 kB RAM retention and RTCC running from LFXO		1.48	_	μA
enabled		Full 32 kB RAM retention and RTCC running from LFRCO	_	1.86		μA
		8 kB (1 bank) RAM retention and RTCC running from LFRCO ²		1.59	TBD	μΑ
Current consumption in EM3 mode, with voltage scaling enabled	I _{EM3_VS}	Full 32 kB RAM retention and CRYOTIMER running from ULFR- CO		1.23	TBD	μA

3.	uration is: INCBW = 1, HCMDIS = 1, F	RESINSEL = V	√SS, V _{INPUT} =	= 0.5 V, V _{OUTI}	
3.	uration is: INCBW = 1, HCMDIS = 1, F	RESINSEL = \	VSS, V _{INPUT} =	= 0.5 V, V _{OUT}	
xceeded, an isc					PUI - 1.0
	plation resistor is required for stability.	See AN0038	for more infor	mation.	
	dwidth is increased. This is allowed or	nly when the n	on-inverting c	lose-loop gair	n is ≥ 3,
network. The ir	nternal resistor feedback network has	total resistance	•		
_{PA} -0.2V, 10%-9	90% rising/falling range.				
ed. In sample-a	and-off mode, RC network after OPAM	IP will contrib	ute extra dela	y. Settling err	or < 1m\
•	•	x Gain connec	tion, UGF is t	he gain-band	width
Unit gain buffer	configuration is: INCBW = 0, HCMDI	S = 0, RESIN	SEL = DISABI	LE. V _{INPUT} =	0.5 V,
		4V to V _{OPA} -1∖	/, input offset	will change. F	'SRR
	network. The in en the OPAMP _{OPA} -0.2V, 10%-9 led. In sample-a GF is the gain-b 1/3 attenuation Unit gain buffer ut common mod	or is excluded. When the OPAMP is connected with a network. The internal resistor feedback network has en the OPAMP drives 1.5 V between output and grou opA-0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAM GF is the gain-bandwidth product of the OPAMP. In 32 I 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDI	or is excluded. When the OPAMP is connected with closed-loop ga network. The internal resistor feedback network has total resistance en the OPAMP drives 1.5 V between output and ground. _{OPA} -0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAMP will contribu- SF is the gain-bandwidth product of the OPAMP. In 3x Gain connect 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESIN ut common mode transitions the region from V _{OPA} -1.4V to V _{OPA} -1.	or is excluded. When the OPAMP is connected with closed-loop gain > 1, there were network. The internal resistor feedback network has total resistance of 143.5 kC en the OPAMP drives 1.5 V between output and ground. _{OPA} -0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAMP will contribute extra dela GF is the gain-bandwidth product of the OPAMP. In 3x Gain connection, UGF is the 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESINSEL = DISAB ut common mode transitions the region from V _{OPA} -1.4V to V _{OPA} -1V, input offset	or is excluded. When the OPAMP is connected with closed-loop gain > 1, there will be extra c network. The internal resistor feedback network has total resistance of 143.5 kOhm, which wi en the OPAMP drives 1.5 V between output and ground. _{OPA} -0.2V, 10%-90% rising/falling range. led. In sample-and-off mode, RC network after OPAMP will contribute extra delay. Settling err GF is the gain-bandwidth product of the OPAMP. In 3x Gain connection, UGF is the gain-band 1/3 attenuation of the feedback network. Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESINSEL = DISABLE. V _{INPUT} = ut common mode transitions the region from V _{OPA} -1.4V to V _{OPA} -1V, input offset will change. F

Table 4.25. LCD Driver

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Frame rate	f _{LCDFR}		TBD	—	TBD	Hz
LCD supply range ²	V _{LCDIN}		1.8	_	3.8	V
LCD output voltage range	V _{LCD}	Current source mode, No external LCD capacitor	2.0	_	V _{LCDIN} -0.4	V
		Step-down mode with external LCD capacitor	2.0		V _{LCDIN}	V
		Charge pump mode with external LCD capacitor	2.0	_	Min of 3.8 and 1.9 * V _{LCDIN}	V
Contrast control step size	STEP _{CONTRAST}	Current source mode	_	64	_	mV
		Charge pump or Step-down mode	_	43	—	mV
Contrast control step accura- cy ¹	ACC _{CONTRAST}		—	+/-4	—	%

Note:

1. Step size accuracy is measured relative to the typical step size, and typ value represents one standard deviation.

2. V_{LCDIN} is selectable between the AVDD or DVDD supply pins, depending on EMU_PWRCTRL_ANASW.

4.1.22 USART SPI

SPI Master Timing

Table 4.31. SPI Master Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCLK period ^{1 3 2}	t _{SCLK}		2 * ^t HFPERCLK	—	_	ns
CS to MOSI ^{1 3}	t _{CS_MO}		-19.8	_	18.9	ns
SCLK to MOSI ^{1 3}	t _{SCLK_MO}		-10	_	14.5	ns
MISO setup time ^{1 3}	t _{su_мi}	IOVDD = 1.62 V	75	_	_	ns
		IOVDD = 3.0 V	40	—	_	ns
MISO hold time ^{1 3}	t _{H_MI}		-10	_	_	ns

Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. t_{HFPERCLK} is one period of the selected HFPERCLK.

3. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).




Figure 4.1. SPI Master Timing Diagram




Figure 4.3. EM0 Active Mode Typical Supply Current vs. Temperature

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PB4	10	GPIO	PB5	11	GPIO
PB6	12	GPIO	PC0	13	GPIO (5V)
PC1	14	GPIO (5V)	PC2	15	GPIO (5V)
PC3	16	GPIO (5V)	PC4	17	GPIO
PC5	18	GPIO	PB7	19	GPIO
PB8	20	GPIO	PA8	21	GPIO
PA9	22	GPIO	PA10	23	GPIO
PA12	24	GPIO	PA13	25	GPIO (5V)
PA14	26	GPIO	RESETn	27	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
PB11	28	GPIO	PB12	29	GPIO
AVDD	30 34	Analog power supply.	PB13	31	GPIO
PB14	32	GPIO	PD0	35	GPIO (5V)
PD1	36	GPIO	PD2	37	GPIO (5V)
PD3	38	GPIO	PD4	39	GPIO
PD5	40	GPIO	PD6	41	GPIO
PD7	42	GPIO	PD8	43	GPIO
PC6	44	GPIO	PC7	45	GPIO
VREGSW	47	DCDC regulator switching node	VREGVDD	48	Voltage regulator VDD input
DVDD	49	Digital power supply.	DECOUPLE	50	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.
PE4	52	GPIO	PE5	53	GPIO
PE6	54	GPIO	PE7	55	GPIO
PC8	56	GPIO	PC9	57	GPIO
PC10	58	GPIO (5V)	PC11	59	GPIO (5V)
PC12	60	GPIO (5V)	PC13	61	GPIO (5V)
PC14	62	GPIO (5V)	PC15	63	GPIO (5V)
PF0	64	GPIO (5V)	PF1	65	GPIO (5V)
PF2	66	GPIO	PF3	67	GPIO
PF4	68	GPIO	PF5	69	GPIO
PE8	71	GPIO	PE9	72	GPIO
PE10	73	GPIO	PE11	74	GPIO
BODEN	75	Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD.	PE12	76	GPIO
PE13	77	GPIO	PE14	78	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description	
PC4	13	GPIO	PC5	14	GPIO	
PB7	15	GPIO	PB8	16	GPIO	
PA8	17	GPIO	PA12	18	GPIO	
PA14	19	GPIO	RESETn	20	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	
PB11	21	GPIO	PB12	22	GPIO	
AVDD	24 28	Analog power supply.	PB13	25	GPIO	
PB14	26	GPIO	PD0	29	GPIO (5V)	
PD1	30	GPIO	PD3	31	GPIO	
PD4	32	GPIO	PD5	33	GPIO	
PD6	34	GPIO	PD7	35	GPIO	
PD8	36	GPIO	PC7	37	GPIO	
VREGVSS	38	Voltage regulator VSS	VREGSW	39	DCDC regulator switching node	
VREGVDD	40	Voltage regulator VDD input	Voltage regulator VDD input DVDD		Digital power supply.	
DECOUPLE	42	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	ecoupling ca- PE4 43 GPIO		GPIO	
PE5	44	GPIO	PE6	45	GPIO	
PE7	46	GPIO	PC12	47	GPIO (5V)	
PC13	48	GPIO (5V)	PF0	49	GPIO (5V)	
PF1	50	GPIO (5V)	PF2	51	GPIO	
PF3	52	GPIO	PF4	53	GPIO	
PF5	54	GPIO PE8 57 GF		GPIO		
PE9	58	GPIO PE10 59 GPIO		GPIO		
PE11	60	GPIO	PE12	61	GPIO	
PE13	62	GPIO	PE14	63	GPIO	
PE15	64	GPIO				

1. GPIO with 5V tolerance are indicated by (5V).




Figure 5.6. EFM32TG11B5xx in QFN64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.14 GPIO Functionality Table or 5.15 Alternate Functionality Overview.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VREGVSS	0 38	Voltage regulator VSS	PA0	1	GPIO
PA1	2	GPIO	PA2	3	GPIO
PA3	4	GPIO	PA4	5	GPIO
PA5	6	GPIO	PA6	7	GPIO
IOVDD0	8 27 55	Digital IO power supply 0.	PB3	9	GPIO




Figure 5.11. EFM32TG11B1xx in QFP48 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.14 GPIO Functionality Table or 5.15 Alternate Functionality Overview.

Table 5.11. E	EFM32TG11B1xx in	QFP48	Device Pinout
---------------	------------------	-------	---------------

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	IOVDD0	4 22 43	Digital IO power supply 0.
VSS	5 18 44	Ground	PC0	6	GPIO (5V)
PC1	7	GPIO (5V)	PC2	8	GPIO (5V)
PC3	9	GPIO (5V)	PC4	10	GPIO

GPIO Name	Pin Alternate Functionality / Description			
	Analog	Timers	Communication	Other
PD5	BUSADC0Y BUSADC0X OPA2_OUT	WTIM0_CDTI1 #4 WTIM1_CC3 #1	US1_RTS #1 U0_CTS #5 LEU0_RX #0 I2C1_SCL #3	
PD6	BUSADC0Y BUSADC0X ADC0_EXTP VDAC0_EXT OPA1_P	TIM1_CC0 #4 WTIM0_CDTI2 #4 WTIM1_CC0 #2 LE- TIM0_OUT0 #0 PCNT0_S0IN #3	US0_RTS #5 US1_RX #2 US2_CTS #5 US3_CTS #2 U0_RTS #5 I2C0_SDA #1	CMU_CLK2 #2 LES_AL- TEX0 PRS_CH5 #2 ACMP0_O #2
PD7	BUSADC0Y BUSADC0X ADC0_EXTN OPA1_N	TIM1_CC1 #4 WTIM1_CC1 #2 LE- TIM0_OUT1 #0 PCNT0_S1IN #3	US1_TX #2 US3_CLK #1 U0_TX #6 I2C0_SCL #1	CMU_CLK0 #2 LES_AL- TEX1 ACMP1_O #2
PD8	BU_VIN	WTIM1_CC2 #2	US2_RTS #5	CMU_CLK1 #1
PC6	BUSACMP0Y BU- SACMP0X OPA3_P LCD_SEG32	WTIM1_CC3 #2	US0_RTS #2 US1_CTS #3 I2C0_SDA #2	LES_CH6
PC7	BUSACMP0Y BU- SACMP0X OPA3_N LCD_SEG33	WTIM1_CC0 #3	US0_CTS #2 US1_RTS #3 I2C0_SCL #2	LES_CH7
PE4	BUSDY BUSCX LCD_COM0	WTIM0_CC0 #0 WTIM1_CC1 #4	US0_CS #1 US1_CS #5 US3_CS #1 U0_RX #6 I2C0_SDA #7	
PE5	BUSCY BUSDX LCD_COM1	WTIM0_CC1 #0 WTIM1_CC2 #4	US0_CLK #1 US1_CLK #6 US3_CTS #1 I2C0_SCL #7	
PE6	BUSDY BUSCX LCD_COM2	WTIM0_CC2 #0 WTIM1_CC3 #4	US0_RX #1 US3_TX #1	PRS_CH6 #2
PE7	BUSCY BUSDX LCD_COM3	WTIM1_CC0 #5	US0_TX #1 US3_RX #1	PRS_CH7 #2
PC8	BUSACMP1Y BU- SACMP1X LCD_SEG34		US0_CS #2	LES_CH8 PRS_CH4 #0
PC9	BUSACMP1Y BU- SACMP1X LCD_SEG35		US0_CLK #2	LES_CH9 PRS_CH5 #0 GPIO_EM4WU2
PC10	BUSACMP1Y BU- SACMP1X		US0_RX #2	LES_CH10
PC11	BUSACMP1Y BU- SACMP1X		US0_TX #2 I2C1_SDA #4	LES_CH11
PC12	VDAC0_OUT1ALT / OPA1_OUTALT #0 BU- SACMP1Y BUSACMP1X	TIM1_CC3 #0	US0_RTS #3 US1_CTS #4 US2_CTS #4 U0_RTS #3	CMU_CLK0 #1 LES_CH12
PC13	VDAC0_OUT1ALT / OPA1_OUTALT #1 BU- SACMP1Y BUSACMP1X	TIM0_CDTI0 #1 TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0	US0_CTS #3 US1_RTS #4 US2_RTS #4 U0_CTS #3	LES_CH13
PC14	VDAC0_OUT1ALT / OPA1_OUTALT #2 BU- SACMP1Y BUSACMP1X	TIM0_CDTI1 #1 TIM1_CC1 #0 TIM1_CC3 #4 LETIM0_OUT0 #5 PCNT0_S1IN #0	US0_CS #3 US1_CS #3 US2_RTS #3 US3_CS #2 U0_TX #3 LEU0_TX #5	LES_CH14 PRS_CH0 #2

Alternate	LOC	ATION	
Functionality	0 - 3	4 - 7	Description
GPIO_EM4WU4	0: PF2		Pin can be used to wake the system up from EM4
GPIO_EM4WU5	0: PE13		Pin can be used to wake the system up from EM4
GPIO_EM4WU6	0: PC4		Pin can be used to wake the system up from EM4
GPIO_EM4WU7	0: PB11		Pin can be used to wake the system up from EM4
GPIO_EM4WU9	0: PE10		Pin can be used to wake the system up from EM4
HFXTAL_N	0: PB14		High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	0: PB13		High Frequency Crystal positive pin.
I2C0_SCL	0: PA1 1: PD7 2: PC7	4: PC1 5: PF1 6: PE13 7: PE5	I2C0 Serial Clock Line input / output.
I2C0_SDA	0: PA0 1: PD6 2: PC6	4: PC0 5: PF0 6: PE12 7: PE4	I2C0 Serial Data input / output.
I2C1_SCL	0: PC5 1: PB12 3: PD5	4: PF2	I2C1 Serial Clock Line input / output.
I2C1_SDA	0: PC4 1: PB11 3: PD4	4: PC11	I2C1 Serial Data input / output.
	0: PA14		LCD external supply bypass in step down or charge pump mode. If using the LCD in step-down or charge pump mode, a 1 uF (minimum) capacitor between this pin and VSS is required.
LCD_BEXT			To reduce supply ripple, a larger capcitor of approximately 1000 times the total LCD segment capacitance may be used. If using the LCD with the internal supply source, this pin may be left unconnected or used as a GPIO.

Alternate LOCATION					
Functionality	0 - 3	4 - 7	Description		
US2_CLK	0: PC4 1: PB5 2: PA9 3: PA15	5: PF2	USART2 clock input / output.		
US2_CS	0: PC5 1: PB6 2: PA10 3: PB11	5: PF5	USART2 chip select input / output.		
US2_CTS	0: PC1 1: PB12	4: PC12 5: PD6	USART2 Clear To Send hardware flow control input.		
US2_RTS	0: PC0 2: PA12 3: PC14	4: PC13 5: PD8	USART2 Request To Send hardware flow control output.		
US2_RX	0: PC3 1: PB4 2: PA8 3: PA14	5: PF1	USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO).		
US2_TX	0: PC2 1: PB3 3: PA13	5: PF0	USART2 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART2 Synchronous mode Master Output / Slave Input (MOSI).		
US3_CLK	0: PA2 1: PD7 2: PD4		USART3 clock input / output.		
US3_CS	0: PA3 1: PE4 2: PC14 3: PC0		USART3 chip select input / output.		
US3_CTS	0: PA4 1: PE5 2: PD6		USART3 Clear To Send hardware flow control input.		
US3_RTS	0: PA5 1: PC1 2: PA14 3: PC15		USART3 Request To Send hardware flow control output.		
US3_RX	0: PA1 1: PE7 2: PB7		USART3 Asynchronous Receive. USART3 Synchronous mode Master Input / Slave Output (MISO).		
US3_TX	0: PA0 1: PE6 2: PB3		USART3 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART3 Synchronous mode Master Output / Slave Input (MOSI).		
VDAC0_EXT	0: PD6		Digital to analog converter VDAC0 external reference input pin.		



Figure 10.3. TQFP48 Package Marking

The package marking consists of:

- PPPPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.



Figure 11.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.