# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500v2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.067GHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR2, DDR3, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (8), 1Gbps (4)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.0V, 1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8569cvjaqljb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ball Layout Diagrams

# **1** Pin Assignments and Reset States

# 1.1 Ball Layout Diagrams

The following figure shows the top view of the MPC8569E 783-pin BGA ball map diagram.



Figure 2. MPC8569E Top View Ballmap



#### **Ball Layout Diagrams**

The following figure provides detailed view D of the MPC8569E 783-pin BGA ball map diagram.





Pinout List

Table 1	. MPC8569E	Pinout L	_isting (	(continued)	ĺ
---------	------------	----------	-----------	-------------	---

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
D1_MCKE2	C17	0	GV <sub>DD</sub>	—
D1_MCKE3	A16	0	GV <sub>DD</sub>	_
D1_MCS0	D17	0	GV <sub>DD</sub>	_
D1_MCS1	K16	0	GV <sub>DD</sub>	—
D1_MCS2	K20	0	GV <sub>DD</sub>	_
D1_MCS3	G16	0	GV <sub>DD</sub>	—
D1_MDIC0	A20	I/O	GV <sub>DD</sub>	27
D1_MDIC1	A17	I/O	GV <sub>DD</sub>	27
D1_MDM0	A27	I/O	GV <sub>DD</sub>	_
D1_MDM1	E27	I/O	GV <sub>DD</sub>	_
D1_MDM2	J27	I/O	GV <sub>DD</sub>	—
D1_MDM3	A23	I/O	GV <sub>DD</sub>	_
D1_MDM8	E22	I/O	GV <sub>DD</sub>	_
D1_MDQ0	C28	I/O	GV <sub>DD</sub>	—
D1_MDQ1	C27	I/O	GV <sub>DD</sub>	_
D1_MDQ2	C25	I/O	GV <sub>DD</sub>	_
D1_MDQ3	B25	I/O	GV <sub>DD</sub>	_
D1_MDQ4	B28	I/O	GV <sub>DD</sub>	_
D1_MDQ5	A28	I/O	GV <sub>DD</sub>	_
D1_MDQ6	A26	I/O	GV <sub>DD</sub>	_
D1_MDQ7	A25	I/O	GV <sub>DD</sub>	_
D1_MDQ8	G28	I/O	GV <sub>DD</sub>	_
D1_MDQ9	G27	I/O	GV <sub>DD</sub>	_
D1_MDQ10	G25	I/O	GV <sub>DD</sub>	_
D1_MDQ11	F25	I/O	GV <sub>DD</sub>	—
D1_MDQ12	F28	I/O	GV <sub>DD</sub>	_
D1_MDQ13	E28	I/O	GV <sub>DD</sub>	_
D1_MDQ14	E26	I/O	GV <sub>DD</sub>	_
D1_MDQ15	E25	I/O	GV <sub>DD</sub>	_
D1_MDQ16	L27	I/O	GV <sub>DD</sub>	_
D1_MDQ17	L26	I/O	GV <sub>DD</sub>	_
D1_MDQ18	K23	I/O	GV <sub>DD</sub>	_
D1_MDQ19	K25	I/O	GV <sub>DD</sub>	_
D1_MDQ20	K28	I/O	GV <sub>DD</sub>	_
D1_MDQ21	J28	I/O	GV <sub>DD</sub>	



Table 1. MPC8569E	Pinout Listing	(continued)
-------------------	----------------	-------------

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note		
SD_RX0	T28	I	ScoreVDD	30		
SD_RX0	T27	I	ScoreVDD	30		
SD_RX1	V28	I	ScoreVDD	30		
SD_RX1	V27	I	ScoreVDD	30		
SD_RX2	Y28	I	ScoreVDD	30		
SD_RX2	Y27	I	ScoreVDD	30		
SD_RX3	AB28	I	ScoreVDD	30		
SD_RX3	AB27	I	ScoreVDD	30		
SD_TX0	T23	0	XV <sub>DD</sub>	31		
SD_TX0	T24	0	XV <sub>DD</sub>	31		
SD_TX1	V23	0	XV <sub>DD</sub>	31		
SD_TX1	V24	0	XV <sub>DD</sub>	31		
SD_TX2	Y23	0	XV <sub>DD</sub>	31		
SD_TX2	Y24	0	XV <sub>DD</sub>	31		
SD_TX3	AB23	0	XV <sub>DD</sub>	31		
SD_TX3	AB24	0	XV <sub>DD</sub>	31		
SD_TX_CLK	AA21	0	XV <sub>DD</sub>	8		
SD_TX_CLK	AA22	0	XV <sub>DD</sub>	8		
	System Control					
CKSTP_IN	AE28	I	OV <sub>DD</sub>	4		
CKSTP_OUT	AF28	0	OV <sub>DD</sub>	5, 6, 11		
HRESET	AD23	I	OV <sub>DD</sub>	4		
HRESET_REQ	AC26	0	OV <sub>DD</sub>	11		
SRESET	AC25	I	OV <sub>DD</sub>	4		
	Debug					
TRIG_OUT/READY/QUIESCE	P24	0	OV <sub>DD</sub>	11		
CLK_OUT	M24	0	OV <sub>DD</sub>	_		
TRIG_IN	N25	I	OV <sub>DD</sub>	-		
Voltage Control						
LVDD_VSEL0	AD28	I	OV <sub>DD</sub>	15		
LVDD_VSEL1	P26	I	OV <sub>DD</sub>	16		
BVDD_VSEL0	N26	I	OV <sub>DD</sub>	14		
BVDD_VSEL1	P20		OV <sub>DD</sub>	14		
	Design for Test					
LSSD_MODE	AH27	I	OV <sub>DD</sub>	10		



Pinout List

Table 1.	<b>MPC8569E</b>	<b>Pinout L</b>	isting	(continued)	)
----------	-----------------	-----------------	--------	-------------	---

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note		
Power Management						
ASLEEP	M23	0	OV <sub>DD</sub>	11		
	Thermal Management					
THERMO	U21	_	Internal temperature diode cathode	32		
THERM1	U20	_	Internal temperature diode anode	32		
Reserved	T22	—	—	9		
	Analog					
D1_MVREF	N27	Reference voltage for	MV <sub>REF</sub>	_		
D2_MVREF	J1	DDR		_		
	Power and Ground					
V <sub>DD</sub>	L13	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	L17	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	L19	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	M12	1.0-V/1.1-V core power supply	V <sub>DD</sub>			
V <sub>DD</sub>	M14	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	M16	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	M18	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	N13	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	N15	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		
V <sub>DD</sub>	N17	1.0-V/1.1-V core power supply	V <sub>DD</sub>	—		
V <sub>DD</sub>	N19	1.0-V/1.1-V core power supply	V <sub>DD</sub>	—		
V <sub>DD</sub>	P12	1.0-V/1.1-V core power supply	V <sub>DD</sub>	—		
V <sub>DD</sub>	P16	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_		



GND

Note

\_

\_

\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

\_

\_\_\_\_

\_

—

\_

\_

\_

\_

\_

\_

\_

\_\_\_\_

\_\_\_\_

—

\_

\_

\_

\_

\_

\_

\_

—

—

Supply

\_

\_\_\_\_

\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

—

\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_

\_

\_\_\_\_

\_\_\_\_

\_

\_

\_\_\_\_

\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

\_ \_

\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

\_\_\_\_

\_\_\_

\_\_\_\_

—

\_\_\_\_

\_\_\_\_

\_

\_

\_\_\_\_

\_\_\_

\_

\_\_\_

\_

\_

\_\_\_\_

\_\_\_\_

\_

\_

\_

\_\_\_\_

\_\_\_\_

\_\_\_

Table 1. MPC8569E Pinout Listing (continued)					
Signal <sup>1</sup>	Package Pin Number	Pin Type	Power S		
GND	N16	_	_		
GND	N18	_	_		

N24

N7

P13

P17

P19

P27

P28

R12

R14

R16

R18

T13

T15

T17

T19

Τ4

Τ6

Т9

U12

U14

U16

U18

U22

V13

V15

V17

V19

W12

GND	W14	—	—	_
GND	W16	—	—	
GND	W18	—	—	_
GND	Y6	—	—	_
GND	Y10	_	—	_

#### Table 1. MPC8569E Pinout Listing (continued)

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
XGND	U24	SerDes Transceiver Pad GND	_	—
XGND	V22	SerDes Transceiver Pad GND	_	—
XGND	W23	SerDes Transceiver Pad GND	—	—
XGND	Y21	SerDes Transceiver Pad GND	—	—
AGND_SRDS	U25	SerDes PLL GND	—	_

#### Notes:

- 1. All multiplexed signals are listed only once and do not reoccur.
- 2. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pull-up or active driver is needed.
- 3. When configured as I2C, this pin is an open drain signal and recommend a pull-up resistor (1 k $\Omega$ ) be placed on this pin to OV<sub>DD</sub>. When configured as SD, this pin is not open drain and does not require a pull-up.
- 4. This pin has a weak internal pull-up resistor (~20 k $\Omega$ ).
- 5. This pin is an open drain signal.
- 6. Recommend a weak pull-up resistor (2–10 k $\Omega$ ) be placed on this pin to OV<sub>DD</sub>.
- 7. This pin requires a 200- $\Omega$  pull-down to ground.
- 8. Do not connect.
- 9. Recommend a weak pull-down resistor (2–10 k $\Omega$ ) be placed on this pin to GND.
- 10. These are test signals for factory use only and must be pulled up (100  $\Omega$ -1 k $\Omega$ ) to OV<sub>DD</sub> for normal machine operation.
- 11. These pins must not be pulled down during power-on reset.
- 12. See AN4232 MPC8569E PowerQUICC III Design Checklist for the required PLL filters to be attached to the AV<sub>DD</sub> pin.
- These pins are connected to the V<sub>DD</sub>/GND planes internally and may be used by the core power supply to improve tracking and regulation.
- 14. This pin selects the voltage of eLBC interface (BV<sub>DD</sub>). This pin has internal weak pull down.
- 15. This pin selects the voltage of UCC1 and UCC3 interfaces (LV<sub>DD</sub>1). This pin has internal weak pull down.
- 16. This pin selects the voltage of UCC2 and UCC4 interfaces (LV<sub>DD</sub>2). This pin has internal weak pull down.
- 17. This pin requires a 100- $\Omega$  pull down to ground.
- 18. The value of LA[24:27] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
- 19. The value of QE\_PE[27:29] during reset sets the DDR clock PLL settings. These pins require 4.7-kΩ pull up or pull down resistors. See *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 20. The value of LALE, LGPL2/LOE/LFRE and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 21. The value of LCS[3:7] at reset sets the QE PLL settings. These pins require 4.7-kΩ pull up or pull down resistors. See AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
- 22. The value of QE\_PB[27:28], QE\_PC4 and QE\_PD4 at reset sets the Boot ROM location. These pins require 4.7-kΩ pull up or pull down resistors. See the *MPC8569E PowerQUICC III Integrated Host Processor Family Reference Manual* for details
- 23. These pins are sampled at reset for general-purpose configuration use by software. The value of LAD[0:15] at reset sets the upper 16 bits of the GPPORCR
- 24. These pins must not be pulled up during power-on reset.
- 25. This output is actively driven during reset rather than being three-stated during reset.



Cł	naracteristic	Symbol	Range	Unit	Notes
QUICC Engine block Ethe	ernet interface I/O voltage	LV <sub>DD</sub> 2	-0.3 to 3.63 -0.3 to 2.75	V	_
Debug, DMA, DUART, Pl QUICC Engine block, eSI voltage select and system	C, I <sup>2</sup> C, JTAG, power management, DHC, GPIO, clocking, SPI, I/O n control I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	_
Enhanced local bus I/O v	oltage	BV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
Input voltage	DDR2/DDR3 DRAM signals	MV <sub>IN</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 3
	DDR2/DDR3 DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	—
	Ethernet signals	LV <sub>IN</sub>	–0.3 to (LV <sub>DD</sub> n + 0.3)	V	3
	Enhanced local bus signals	BV <sub>IN</sub>	-0.3 to (BV <sub>DD</sub> + 0.3)	—	3
	Debug, DMA, DUART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC Engine block, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage	OV <sub>IN</sub>	–0.3 to (OV <sub>DD</sub> + 0.3)	V	3
	SerDes signals	XV <sub>IN</sub>	-0.3 to (XV <sub>DD</sub> + 0.3)	V	—
Storage junction tempera	ture range	T <sub>STG</sub>	-55 to 150	°C	

Notes:

1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. The -0.3 to 1.98 V range is for DDR2, and the -0.3 to 1.65 V range is for DDR3.
- 3. **Caution:** (B,M,L,O,X)V<sub>IN</sub> must not exceed (B,G,L,O,X)V<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

### 2.1.1.1 Recommended Operating Conditions

The following table provides the recommended operating conditions for this device. Proper device operation outside these conditions is not guaranteed.

Tuble 0. Heooninnended operating conditions	Table 3.	Recommended	Operating	Conditions
---	----------	-------------	-----------	------------

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage	V <sub>DD</sub>	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
PLL supply voltage	$\begin{array}{l} \text{AV}_{\text{DD}-}\text{CORE},\\ \text{AV}_{\text{DD}-}\text{DDR},\\ \text{AV}_{\text{DD}-}\text{LBIU},\\ \text{AV}_{\text{DD}-}\text{PLAT},\\ \text{AV}_{\text{DD}-}\text{QE},\\ \text{AV}_{\text{DD}-}\text{SRDS} \end{array}$	1.0 V ± 30 mV 1.1 V ± 33 mV	V	2



The following figure shows the undershoot and overshoot voltages at the interfaces of the MPC8569E.





The core voltage must always be provided at nominal 1.0 or 1.1 V. See Table 3 for actual recommended core voltage. Voltage to the processor interface I/Os is provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. (B,M,L,O)V<sub>DD</sub> based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 and DDR3 SDRAM interface uses differential receivers referenced by the externally supplied  $Dn_MVREF$  signal (nominally set to  $GV_{DD}/2$ ) as is appropriate for the SSTL\_1.8 electrical signaling standard for DDR2 or 1.5-V electrical signaling for DDR3. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.



#### **DDR2 and DDR3 SDRAM Controller**

The following figure shows the DDR2 and DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).



Figure 9. Timing Diagram for t<sub>DDKHMH</sub>

The following figure shows the DDR2 and DDR3 SDRAM output timing diagram.



Figure 10. DDR2 and DDR3 Output Timing Diagram

The following figure provides the AC test load for the DDR2 and DDR3 controller bus.



Figure 11. DDR2 and DDR3 Controller Bus AC Test Load

# 2.5 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8569E.

# 2.5.1 DUART DC Electrical Characteristics

The following table provides the DC electrical characteristics for the DUART interface.

#### Table 21. DUART DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.8	V	1
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD</sub> )	I <sub>IN</sub>	—	±40	μA	2
Output high voltage (OV <sub>DD</sub> = mn, I <sub>OH</sub> = -2 mA)	V <sub>OH</sub>	2.4	—	V	_
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	—	0.4	V	_

#### Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $OV_{IN}$  respective values found in Table 3.

2. The symbol OV<sub>IN</sub> represents the input voltage of the supply. It is referenced in Table 3.

# 2.5.2 DUART AC Electrical Specifications

The following table provides the AC timing parameters for the DUART interface.

### Table 22. DUART AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Value	Unit	Notes
Minimum baud rate	f <sub>CCB</sub> /1,048,576	baud	1
Maximum baud rate	f <sub>CCB</sub> /16	baud	1, 2
Oversample rate	16	_	3

#### Notes:

- 1.  $f_{\mbox{\scriptsize CCB}}$  refers to the internal platform clock.
- 2. The actual attainable baud rate is limited by the latency of interrupt processing.
- 3. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.



# 2.6.3.6 TBI Single-Clock Mode AC Specifications

The following table shows the TBI single-clock mode receive AC timing specifications.

#### Table 34. TBI Single-Clock Mode Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
RX_CLK clock period	t <sub>TRR</sub>	7.5	8.0	8.5	ns	1
RX_CLK duty cycle	t <sub>TRRH</sub>	40	50	60	%	2
RX_CLK peak-to-peak jitter	t <sub>TRRJ</sub>	_	—	250	ps	2
Rise time RX_CLK (20%–80%)	t <sub>TRRR</sub>	_	—	_	ns	2
Fall time RX_CLK (80%–20%)	t <sub>TRRF</sub>	_	—	_	ns	2
RCG[9:0] setup time to RX_CLK rising edge	t <sub>TRRDV</sub>	2.0	—	_	ns	_
RCG[9:0] hold time to RX_CLK rising edge	t <sub>TRRDX</sub>	1.0	—	_	ns	_

#### Note:

1. The frequency of RX\_CLK should not exceed the frequency of gigabit Ethernet reference clock by more than 300 ppm.

2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following figure shows the TBI single-clock mode receive AC timing diagram.



Figure 25. TBI Single-Clock Mode Receive AC Timing Diagram

### 2.6.3.7 RGMII and RTBI AC Timing Specifications

The following table presents the RGMII and RTBI AC timing specifications.

#### Table 35. RGMII and RTBI AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
Data to clock output skew (at transmitter)	t <sub>SKRGT_TX</sub>	-500	0	500	ps	5
Data to clock input skew (at receiver)	t <sub>SKRGT_RX</sub>	1.2	—	2.6	ns	2
Clock period duration	t <sub>RGT</sub>	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%	3, 4, 6



#### **Ethernet Management Interface**

The following figure shows the data and command input AC timing diagram.



Figure 33. QUICC Engine Block IEEE 1588 Input AC Timing (SOF TRIG)

# 2.7 Ethernet Management Interface

The electrical characteristics specified in this section apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI, and RTBI are specified in Section 2.6, "Ethernet Interface."

# 2.7.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The following table provides the DC electrical characteristics for MDIO and MDC.

#### **Table 42. MII Management DC Electrical Characteristics**

At recommended operating conditions with  $LV_{DD}$  = 3.3 V

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2.0	—	V	—
Input low voltage	V <sub>IL</sub>	—	0.90	V	—
Input high current ( $LV_{DD} = Max$ , $V_{IN} = 2.1 V$ )	I <sub>IH</sub>	—	40	μΑ	1
Input low current (LV <sub>DD</sub> = Max, V <sub>IN</sub> = 0.5 V)	Ι <sub>ΙL</sub>	-600	—	μΑ	1
Output high voltage (LV <sub>DD</sub> = Min, $I_{OH}$ = -4.0 mA)	V <sub>OH</sub>	2.4	—	V	—
Output low voltage (LV <sub>DD</sub> = Min, $I_{OL}$ = 4.0 mA)	V <sub>OL</sub>	—	0.4	V	—

#### Note:

1. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Table 2 and Table 3.

# NP

#### High-Speed SerDes Interfaces (HSSI)

Figure 36 and Figure 37 represent the AC timing from Table 45 and Table 46. Note that although the specifications generally refer to the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also note that the clock edge is selectable.

The following figure shows the timing with external clock.



Figure 36. AC Timing (External Clock) Diagram

The following figure shows the timing with internal clock.



Figure 37. AC Timing (Internal Clock) Diagram

# 2.9 High-Speed SerDes Interfaces (HSSI)

The MPC859E features a serializer/deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express and/or Serial RapidIO and/or SGMII data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also shown.

# 2.9.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

The below figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. The following figure shows the waveform for either a transmitter output (SD*n*\_TX and  $\overline{SDn}_TX$ ) or a receiver input (SD*n*\_RX and  $\overline{SDn}_RX$ ). Each signal swings between A volts and B volts where A > B.





Figure 48. Single Frequency Sinusoidal Jitter Limits

# 2.12 l<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the MPC8569E.

# 2.12.1 I<sup>2</sup>C DC Electrical Characteristics

The following table provides the DC electrical characteristics for the I<sup>2</sup>C interface.

### Table 57. I<sup>2</sup>C DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2	—	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Output low voltage ( $OV_{DD} = min, I_{OL} = 2 mA$ )	V <sub>OL</sub>	0	0.4	V	2

I<sup>2</sup>C



GPIO

# 2.13 GPIO

This section describes the DC and AC electrical characteristics for the GPIO interface.

# 2.13.1 GPIO DC Electrical Characteristics

The following table provides the DC electrical characteristics for the GPIO interface when operating from a 3.3 V supply

#### Table 59. GPIO DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.8	V	1
Input current ( $OV_{IN} = 0 V \text{ or } OV_{IN} = OV_{DD}$ )	I <sub>IN</sub>	—	±40	μA	2
Output high voltage ( $OV_{DD}$ = min, $I_{OH}$ = -2 mA)	V <sub>OH</sub>	2.4	—	V	—
Output low voltage ( $OV_{DD} = min, I_{OL} = 2 mA$ )	V <sub>OL</sub>	—	0.4	V	—

Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the min and max  $OV_{IN}$  respective values found in Table 3.

2. The symbol OV<sub>IN</sub> represents the input voltage of the supply. It is referenced in Table 3.

# 2.13.2 GPIO AC Timing Specifications

The following table provides the GPIO input and output AC timing specifications.

#### Table 60. GPIO Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Unit	Notes
GPIO inputs—minimum pulse width	t <sub>PIWID</sub>	20	ns	1

#### Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs must be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t<sub>PIWID</sub> to ensure proper operation.

The following figure provides the AC test load for the GPIO.



Figure 51. GPIO AC Test Load



## 2.15.2.2 Enhanced Local Bus AC Timing Specifications for PLL Enable Mode

For PLL enable mode, all timings are relative to the rising edge of LSYNC\_IN.

The following table describes the timing specifications of the enhanced local bus interface at  $BV_{DD} = 3.3 \text{ V}$ , 2.5 V and 1.8 V for PLL enable mode.

#### Table 66. Enhanced Local Bus Timing Specifications (BV<sub>DD</sub> = 3.3 V 2.5 V and 1.8 V) —PLL Enabled Mode

For recommended operating conditions, see Table 3

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Enhanced local bus cycle time	t <sub>LBK</sub>	7.5	12	ns	_
Enhanced local bus duty cycle	t <sub>LBKH/</sub> t <sub>LBK</sub>	45	55	%	5
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t <sub>LBKSKEW</sub>	—	680	ps	2
Input setup	t <sub>LBIVKH</sub>	2	—	ns	—
Input hold	t <sub>LBIXKH</sub>	1.0	_	ns	_
Output delay (Except LALE)	t <sub>LBKHOV</sub>	—	3.8	ns	_
Output hold (Except LALE)	t <sub>LBKHOX</sub>	0.6	_	ns	_
Enhanced local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>	_	3.8	ns	3
LALE output negation to LAD/LDP output transition (LATCH hold time)	t <sub>lbonot</sub>	1 – 0.475 ns (LBCR[AHD]=0) ½ – 0.475 ns (LBCR[AHD] = 1)	_	eLBC controller clock cycle (= 1 platform clock cycle in ns)	4

Notes:

1. All signals are measured from  $BV_{DD}/2$  of the rising edge of LSYNC\_IN to  $BV_{DD}/2$  of the signal in question.

2. Skew measured between different LCLK signals at BV<sub>DD</sub>/2.

3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 4. t<sub>LBONOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBONOT</sub> is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle. The eLBC controller clock refers to the internal clock that runs the local bus controller, not the external LCLK. LCLK cycle = eLBC controller clock cycle × LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.



# 2.18.2 PIC AC Timing Specifications

The following table provides the PIC input and output AC timing specifications.

#### Table 73. PIC Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
PIC inputs—minimum pulse width	t <sub>PIWID</sub>	3		SYSCLK	1

Note:

1. PIC inputs and outputs are asynchronous to any visible clock. PIC outputs must be synchronized before use by any external synchronous logic. PIC inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation when working in edge-triggered mode.

# 2.19 SPI Interface

This section describes the SPI DC and AC electrical specifications of the MPC8569E.

# 2.19.1 SPI DC Electrical Characteristics

The following table provides the SPI DC electrical characteristics.

#### Table 74. SPI DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	2.0	_	V	1
Input low voltage	V <sub>IL</sub>	—	0.8	V	1
Input current (OV <sub>IN</sub> = 0 V or OV <sub>IN</sub> = OV <sub>DD</sub> )	I <sub>IN</sub>	—	±40	μA	2
Output high voltage ( $OV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	_	V	—
Output low voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = 2 mA)	V <sub>OL</sub>	—	0.4	V	—

#### Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

2. The symbol OV<sub>IN</sub> represents the input voltage of the supply. It is referenced in Table 3.

# 2.19.2 SPI AC Timing Specifications

The following table and provide the SPI input and output AC timing specifications.

#### Table 75. SPI AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
SPI outputs valid—Master mode (internal clock) delay	t <sub>NIKHOV</sub>	—	6	ns	2
SPI outputs hold—Master mode (internal clock) delay	t <sub>NIKHOX</sub>	0.5	_	ns	2
SPI outputs valid—Slave mode (external clock) delay	t <sub>NEKHOV</sub>	—	9	ns	2
SPI outputs hold—Slave mode (external clock) delay	t <sub>NEKHOX</sub>	2	_	ns	2



**Thermal Management Information** 

# 3.3 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in the following figure. The heat sink must be attached to the printed-circuit board with the spring force centered over the package. This spring force should not exceed 10 pounds force (45 Newtons).



Figure 73. Package Exploded Cross-Sectional View

The system board designer can choose among several types of commercially-available heat sinks to determine the appropriate one to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

# 3.3.1 Internal Package Conduction Resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance



Part Numbers Fully Addressed by This Document

# 5 Ordering Information

Contact your local Freescale sales office or regional marketing team for ordering information.

Ordering information for the parts fully covered by this specification document is provided in Section 5.1, "Part Numbers Fully Addressed by This Document."

# 5.1 Part Numbers Fully Addressed by This Document

The following table shows the device nomenclature.

MPC	nnnn	E	С	Vx	AA	x	G	R
Prod- uct Code <sup>1</sup>	Part Identifier	Security Engine	Temperature Range	Package <sup>2</sup>	Processor Frequency <sup>3</sup>	DDR Frequency <sup>4</sup>	QE Frequency	Revision Level
MPC PPC	8569	E = included	Blank = 0° to 105°C C = -40° to 105°C	VT = FC-PBGA, Pb free, C5 spheres VJ = FC-PBGA, Pb free C4 bumps and pb free C5 spheres	AN = 800 MHz AQ = 1067 MHz AU = 1333 MHz	K = 600 MHz L = 667 MHz N = 800 MHz	G = 400 MHz J = 533 MHz L = 667 MHz	Blank = Rev. 1.0 (SVR = 0x8088_0010 A = Rev. 2.0 (SVR = 0x8088_0020 B = Rev. 2.1 (SVR = 0x8088_0021
		Blank = not included						A = Rev. 2.0 (SVR = 0x8080_0020 B = Rev. 2.1 (SVR = 0x8080_0021

Notes:

1. MPC stands for "qualified." PPC stands for pre-production samples.

2. See Section 4, "Package Description," for more information on available package types.

3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

4. See Table 85 for the corresponding maximum platform frequency.

5. C5 spheres are used by customer to attach to pcb. C4 bumps are bumps used on die of the device to connect between die and package substrate.