

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

∃•XF

Product Status	Obsolete
Core Processor	PowerPC e500v2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.067GHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR2, DDR3, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	·
Ethernet	10/100Mbps (8), 1Gbps (4)
SATA	·
USB	USB 2.0 (1)
Voltage - I/O	1.0V, 1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8569cvtaqljb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Ball Layout Diagrams**

The following figure provides detailed view B of the MPC8569E 783-pin BGA ball map diagram.

.∕∟	15	16	17	18	19	20	21	22	23	24	25	26	27	28	
r	D1_ MA [13]	D1_ MCKE [3]	D1_ MDIC [1]	D1_ MA [1]	D1_ MA [11]	D1_ MDIC [0]	D1_ MDQ [31]	D1_ MDQ [30]	D1_ MDM [3]	D1_ MDQ [29]	D1_ MDQ [7]	D1_ MDQ [6]	D1_ MDM [0]	D1_ MDQ [5]	A
	D2_ MDQ [4]	gv <sub>DD</sub>	GND	D1_ MA [4]	gv <sub>DD</sub>	GND	D1_ MDQ [27]	gv <sub>DD</sub>	GND	D1_ MDQ [28]	D1_ MDQ [3]	GV <sub>DD</sub>	GND	D1_ MDQ [4]	в
	D1_ MA [15]	D1_ MODT [0]	D1_ MCKE [2]	D1_ MA [6]	D1_ MCK [2]	D1_ MCK [2]	D1_ MDQ [26]	D1_ MDQ [25]	D1_ MDQS [3]	D1_ MDQ [24]	D1_ MDQ [2]	D1_ MDQS [0]	D1_ MDQ [1]	D1_ MDQ [0]	с
	GV <sub>DD</sub>	GND	D1_ MCS [0]	GV <sub>DD</sub>	GND	D1_ MA [14]	D1_ MECC [7]	D1_ MECC [5]	D1_ MDQS [3]	GV <sub>DD</sub>	GND	D1_ MDQS [0]	GV <sub>DD</sub>	GND	D
	D1_ MAPAR_ OUT	D1_ MODT [3]	D1_ MWE	D1_ MA [0]	D1_ MA [8]	D1_ MBA [2]	D1_ MECC [6]	D1_ MDM [8]	D1_ MCK [0]	D1_ MCK [0]	D1_ MDQ [15]	D1_ MDQ [14]	D1_ MDM [1]	D1_ MDQ [13]	Е
	D1_ MAPAR_ ERR	GV <sub>DD</sub>	GND	D1_ MBA [1]	GV <sub>DD</sub>	GND	D1_ MECC [3]	GV <sub>DD</sub>	GND	D1_ MECC [4]	D1_ MDQ [11]	GV <sub>DD</sub>	GND	D1_ MDQ [12]	F
	D2_ MDQ [21]	D1_ MCS [3]	D1_ MODT [2]	D1_ MRAS	D1_ MA [9]	D1_ MA [3]	D1_ MCKE [0]	D1_ MECC [2]	D1_ MDQS [8]	D1_ MECC [0]	D1_ MDQ [10]	D1_ MDQS [1]	D1_ MDQ [9]	D1_ MDQ [8]	G
	D2_ MDQ [20]	GV <sub>DD</sub>	GND	D1_ MA [5]	D1_ MA [2]	GV <sub>DD</sub>	GND	D1_ MECC [1]	D1_ MDQS [8]	GV <sub>DD</sub>	GND	D1_ MDQS [1]	GV <sub>DD</sub>	GND	н
	D2_ MDQ [16]	D1_ MODT [1]	$\frac{\overline{D1_{-}}}{MCAS}$	D1_ MA [10]	GV <sub>DD</sub>	D1_ MCKE [1]	D1_ MA [7]	D1_ MA [12]	D1_ MCK [1]	D1_ MCK [1]	D1_ MDQ [23]	D1_ MDQ [22]	D1_ MDM [2]	D1_ MDQ [21]	J
	GND	D1_ MCS [1]	D1_ MBA [0]	GV <sub>DD</sub>	GND	D1_ MCS [2]	GND	GV <sub>DD</sub>	D1_ MDQ [18]	D1_ MDQS [2]	D1_ MDQ [19]	GV <sub>DD</sub>	GND	D1_ MDQ [20]	к
	gv <sub>DD</sub>	GND	V <sub>DD</sub>	GND	V <sub>DD</sub>	GND	GV <sub>DD</sub>	GND	GV <sub>DD</sub>	GND	D1_ MDQS [2]	D1_ MDQ [17]	D1_ MDQ [16]	GND	L
	GND	V <sub>DD</sub>	GND	V <sub>DD</sub>	GND	IRQ_ OUT	UDE	MCP	ASLEEP	CLK_ OUT	RTC	OV <sub>DD</sub>	GND	AVDD_ DDR	М
	V <sub>DD</sub>	GND	V <sub>DD</sub>	GND	V <sub>DD</sub>	IRQ4_ MSRCID [3]	тск	TMS	OV <sub>DD</sub>	GND	TRIG_IN	BVDD_ VSEL [0]	D1_ MVREF	AVDD_ PLAT	N
	SENSE- V <sub>SS</sub>	V <sub>DD</sub>	GND	V <sub>DD</sub>	GND	BVDD_ VSEL [1]	TDI	TRST	TDO	TRIG_OUT_ _READY QUIESCE	SYSCLK	LVDD_ VSEL [1]	GND	GND	Ρ
							DET	AIL B						4	<u>/</u>

Figure 4. MPC8569E Detail B Ball Map



Pinout List

Table 1	. MPC8569E	<b>Pinout L</b>	isting (	(continued)	)
---------	------------	-----------------	----------	-------------	---

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
D2_MDQ28/D1_MDQ60	B10	I/O	GV <sub>DD</sub>	—
D2_MDQ29/D1_MDQ61	A10	I/O	GV <sub>DD</sub>	—
D2_MDQ30/D1_MDQ62	A8	I/O	GV <sub>DD</sub>	—
D2_MDQ31/D1_MDQ63	A7	I/O	GV <sub>DD</sub>	_
D2_MDQS0/D1_MDQS4	C12	I/O	GV <sub>DD</sub>	_
D2_MDQS0/D1_MDQS4	C13	I/O	GV <sub>DD</sub>	_
D2_MDQS1/D1_MDQS5	G12	I/O	GV <sub>DD</sub>	_
D2_MDQS1/D1_MDQS5	F12	I/O	GV <sub>DD</sub>	—
D2_MDQS2/D1_MDQS6	J13	I/O	GV <sub>DD</sub>	—
D2_MDQS2/D1_MDQS6	K14	I/O	GV <sub>DD</sub>	—
D2_MDQS3/D1_MDQS7	D9	I/O	GV <sub>DD</sub>	—
D2_MDQS3/D1_MDQS7	C9	I/O	GV <sub>DD</sub>	—
D2_MDQS8	H9	I/O	GV <sub>DD</sub>	—
D2_MDQS8	G9	I/O	GV <sub>DD</sub>	—
D2_MECC0	G10	I/O	GV <sub>DD</sub>	—
D2_MECC1	H8	I/O	GV <sub>DD</sub>	—
D2_MECC2	G8	I/O	GV <sub>DD</sub>	—
D2_MECC3	F7	I/O	GV <sub>DD</sub>	—
D2_MECC4	F10	I/O	GV <sub>DD</sub>	—
D2_MECC5	D8	I/O	GV <sub>DD</sub>	—
D2_MECC6	E7	I/O	GV <sub>DD</sub>	—
D2_MECC7	D7	I/O	GV <sub>DD</sub>	—
D2_MODT0	C1	0	GV <sub>DD</sub>	—
D2_MODT1	A3	0	GV <sub>DD</sub>	—
D2_MODT2	H3	0	GV <sub>DD</sub>	—
D2_MODT3	E1	0	GV <sub>DD</sub>	—
D2_MAPAR_OUT	F1	0	GV <sub>DD</sub>	—
D2_MAPAR_ERR	G1	I	GV <sub>DD</sub>	—
D2_MRAS	G4	0	GV <sub>DD</sub>	—
D2_MWE	E2	0	GV <sub>DD</sub>	—
	DMA			
DMA_DACK0	AF23	0	OV <sub>DD</sub>	2
DMA_DACK1/MSRCID1	AD27	0	OV <sub>DD</sub>	11
DMA_DACK2/SD_CMD	AD24	0	OV <sub>DD</sub>	_
DMA_DDONE0	AD25	0	OV <sub>DD</sub>	2



Pinout List

Table 1.	<b>MPC8569E</b>	<b>Pinout L</b>	isting	(continued)	)
----------	-----------------	-----------------	--------	-------------	---

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
	Power Management	1		
ASLEEP	M23	0	OV <sub>DD</sub>	11
	Thermal Management			
THERMO	U21	_	Internal temperature diode cathode	32
THERM1	U20	_	Internal temperature diode anode	32
Reserved	T22	—	—	9
	Analog			
D1_MVREF	N27	Reference voltage for	MV <sub>REF</sub>	_
D2_MVREF	J1	DDR	temperature diode anode	_
	Power and Ground			
V <sub>DD</sub>	L13	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	L17	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	L19	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	M12	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	M14	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	M16	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	M18	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	N13	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	N15	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	N17	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	N19	1.0-V/1.1-V core power supply	V <sub>DD</sub>	—
V <sub>DD</sub>	P12	1.0-V/1.1-V core power supply	V <sub>DD</sub>	—
V <sub>DD</sub>	P16	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_



Pinout List

Table 1	. MPC8569E	Pinout	Listing	(continued)
---------	------------	--------	---------	-------------

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
V <sub>DD</sub>	Y12	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	Y14	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	Y18	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
BV <sub>DD</sub>	AC15	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	_
BV <sub>DD</sub>	AC17	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	_
BV <sub>DD</sub>	AC19	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	
BV <sub>DD</sub>	AC21	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	
BV <sub>DD</sub>	AF15	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	
BV <sub>DD</sub>	AF17	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	_
BV <sub>DD</sub>	AF19	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	_
BV <sub>DD</sub>	AF21	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV <sub>DD</sub>	
GV <sub>DD</sub>	B12	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	B16	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	B19	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	B2	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_

### Table 1. MPC8569E Pinout Listing (continued)

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
XGND	U24	SerDes Transceiver Pad GND	_	—
XGND	V22	SerDes Transceiver Pad GND	_	—
XGND	W23	SerDes Transceiver Pad GND	—	—
XGND	Y21	SerDes Transceiver Pad GND	—	—
AGND_SRDS	U25	SerDes PLL GND	—	_

#### Notes:

- 1. All multiplexed signals are listed only once and do not reoccur.
- 2. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pull-up or active driver is needed.
- 3. When configured as I2C, this pin is an open drain signal and recommend a pull-up resistor (1 k $\Omega$ ) be placed on this pin to OV<sub>DD</sub>. When configured as SD, this pin is not open drain and does not require a pull-up.
- 4. This pin has a weak internal pull-up resistor (~20 k $\Omega$ ).
- 5. This pin is an open drain signal.
- 6. Recommend a weak pull-up resistor (2–10 k $\Omega$ ) be placed on this pin to OV<sub>DD</sub>.
- 7. This pin requires a 200- $\Omega$  pull-down to ground.
- 8. Do not connect.
- 9. Recommend a weak pull-down resistor (2–10 k $\Omega$ ) be placed on this pin to GND.
- 10. These are test signals for factory use only and must be pulled up (100  $\Omega$ -1 k $\Omega$ ) to OV<sub>DD</sub> for normal machine operation.
- 11. These pins must not be pulled down during power-on reset.
- 12. See AN4232 MPC8569E PowerQUICC III Design Checklist for the required PLL filters to be attached to the AV<sub>DD</sub> pin.
- These pins are connected to the V<sub>DD</sub>/GND planes internally and may be used by the core power supply to improve tracking and regulation.
- 14. This pin selects the voltage of eLBC interface (BV<sub>DD</sub>). This pin has internal weak pull down.
- 15. This pin selects the voltage of UCC1 and UCC3 interfaces (LV<sub>DD</sub>1). This pin has internal weak pull down.
- 16. This pin selects the voltage of UCC2 and UCC4 interfaces (LV<sub>DD</sub>2). This pin has internal weak pull down.
- 17. This pin requires a 100- $\Omega$  pull down to ground.
- 18. The value of LA[24:27] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
- 19. The value of QE\_PE[27:29] during reset sets the DDR clock PLL settings. These pins require 4.7-kΩ pull up or pull down resistors. See *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 20. The value of LALE, LGPL2/LOE/LFRE and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 21. The value of LCS[3:7] at reset sets the QE PLL settings. These pins require 4.7-kΩ pull up or pull down resistors. See AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
- 22. The value of QE\_PB[27:28], QE\_PC4 and QE\_PD4 at reset sets the Boot ROM location. These pins require 4.7-kΩ pull up or pull down resistors. See the *MPC8569E PowerQUICC III Integrated Host Processor Family Reference Manual* for details
- 23. These pins are sampled at reset for general-purpose configuration use by software. The value of LAD[0:15] at reset sets the upper 16 bits of the GPPORCR
- 24. These pins must not be pulled up during power-on reset.
- 25. This output is actively driven during reset rather than being three-stated during reset.

# NP

#### **Overall DC Electrical Characteristics**

## Table 1. MPC8569E Pinout Listing (continued)

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note

26. These JTAG pins have weak internal pull-up P-FETs that are always enabled.

27. When operating in DDR2 mode, connect Dn\_MDIC[0] to ground through an 18.2- $\Omega$  (full-strength mode) or 36.4- $\Omega$  (half-strength mode) precision 1% resistor and connect Dn\_MDIC[1] to GV<sub>DD</sub> through an 18.2- $\Omega$  (full-strength mode) or 36.4- $\Omega$  (half-strength mode) precision 1% resistor. When operating in DDR3 mode, connect Dn\_MDIC[0] to ground through a 20- $\Omega$  (full-strength mode) or 40.2- $\Omega$  (half-strength mode) precision 1% resistor and connect Dn\_% resistor and connect Dn\_MDIC[1] to GV<sub>DD</sub> through a 20- $\Omega$  (full-strength mode) or 40.2- $\Omega$  (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.

- 28. Recommend a pull-up resistor (1 k $\Omega$ ) to be placed on this pin to OV<sub>DD</sub>.
- 29. For systems which boot from local bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull up on LGPL4 is required.
- 30. If unused, these pins must be connected to GND.
- 31. If unused, these pins must be left unconnected.

32. These pins may be connected to a temperature diode monitoring device such as the On Semiconductor, NCT1008<sup>™</sup>. If a temperature diode monitoring device is not connected, these pins may be connected to test point or left as a no connect.

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications for the MPC8569E. This device is currently targeted to these specifications, some of which are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

## 2.1 **Overall DC Electrical Characteristics**

This section covers the DC ratings, conditions, and other characteristics.

## 2.1.1 Absolute Maximum Ratings

The following table provides the absolute maximum ratings.

Table 2. Absolute Maximum Ratings<sup>1</sup>

Characteristic	Symbol	Range	Unit	Notes
Core supply voltage	V <sub>DD</sub>	-0.3 to 1.21	V	_
PLL supply voltage	$\begin{array}{l} \text{AV}_{\text{DD}-}\text{CORE} \\ \text{AV}_{\text{DD}-}\text{DDR}, \\ \text{AV}_{\text{DD}-}\text{LBIU}, \\ \text{AV}_{\text{DD}-}\text{PLAT}, \\ \text{AV}_{\text{DD}-}\text{QE}, \\ \text{AV}_{\text{DD}-}\text{SRDS} \end{array}$	-0.3 to 1.21	V	_
Core power supply for SerDes transceiver	ScoreVDD	-0.3 to 1.21	V	—
Pad power supply for SerDes transceiver	XV <sub>DD</sub>	-0.3 to 1.21	V	—
DDR2 and DDR3 DRAM I/O voltage	GV <sub>DD</sub>	–0.3 to 1.98 –0.3 to 1.65	V	2
QUICC Engine block Ethernet interface I/O voltage	LV <sub>DD</sub> 1	-0.3 to 3.63 -0.3 to 2.75	V	—



Cł	naracteristic	Symbol	Range	Unit	Notes
QUICC Engine block Ethe	ernet interface I/O voltage	LV <sub>DD</sub> 2	-0.3 to 3.63 -0.3 to 2.75	V	_
Debug, DMA, DUART, Pl QUICC Engine block, eSI voltage select and system	C, I <sup>2</sup> C, JTAG, power management, DHC, GPIO, clocking, SPI, I/O n control I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	_
Enhanced local bus I/O v	oltage	BV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
Input voltage	DDR2/DDR3 DRAM signals	MV <sub>IN</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 3
	DDR2/DDR3 DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	—
	Ethernet signals	LV <sub>IN</sub>	–0.3 to (LV <sub>DD</sub> n + 0.3)	V	3
	Enhanced local bus signals	BV <sub>IN</sub>	-0.3 to (BV <sub>DD</sub> + 0.3)	—	3
	Debug, DMA, DUART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC Engine block, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage	OV <sub>IN</sub>	–0.3 to (OV <sub>DD</sub> + 0.3)	V	3
	SerDes signals	XV <sub>IN</sub>	-0.3 to (XV <sub>DD</sub> + 0.3)	V	—
Storage junction tempera	ture range	T <sub>STG</sub>	-55 to 150	°C	

Notes:

1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. The -0.3 to 1.98 V range is for DDR2, and the -0.3 to 1.65 V range is for DDR3.
- 3. **Caution:** (B,M,L,O,X)V<sub>IN</sub> must not exceed (B,G,L,O,X)V<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

## 2.1.1.1 Recommended Operating Conditions

The following table provides the recommended operating conditions for this device. Proper device operation outside these conditions is not guaranteed.

	Table 3.	Recommended	Operating	Conditions
--	----------	-------------	-----------	------------

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage	V <sub>DD</sub>	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
PLL supply voltage	$\begin{array}{l} \text{AV}_{\text{DD}-}\text{CORE},\\ \text{AV}_{\text{DD}-}\text{DDR},\\ \text{AV}_{\text{DD}-}\text{LBIU},\\ \text{AV}_{\text{DD}-}\text{PLAT},\\ \text{AV}_{\text{DD}-}\text{QE},\\ \text{AV}_{\text{DD}-}\text{SRDS} \end{array}$	1.0 V ± 30 mV 1.1 V ± 33 mV	V	2



### **DDR2 and DDR3 SDRAM Controller**

The following figure shows the DDR2 and DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).



Figure 9. Timing Diagram for t<sub>DDKHMH</sub>

The following figure shows the DDR2 and DDR3 SDRAM output timing diagram.



Figure 10. DDR2 and DDR3 Output Timing Diagram



**Ethernet Interface** 

## Table 31. RMII Receive AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Fall time REF_CLK (80%–20%)	t <sub>RMRF</sub>	1.0	—	4.0	ns	1
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK rising edge	t <sub>RMRDV</sub>	4.0	—	_	ns	_
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK rising edge	t <sub>RMRDX</sub>	2.0	—	_	ns	—

### Note:

1. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following figure provides the AC test load.



Figure 20. AC Test Load

The following figure shows the RMII receive AC timing diagram.



Figure 21. RMII Receive AC Timing Diagram

## 2.6.3.5 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.





The following figure shows the RGMII and RTBI AC timing and multiplexing diagrams.

Figure 26. RGMII and RTBI AC Timing and Multiplexing Diagrams

## 2.6.4 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of MPC8569E as shown in Figure 27, where  $C_{TX}$  is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- $\Omega$  output impedance. Each input of the SerDes receiver differential pair features 50- $\Omega$  on-die termination to GND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 45.

## 2.6.4.1 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

## 2.6.4.1.1 DC Requirements for SGMII SD\_REF\_CLK and SD\_REF\_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 2.9.2.3, "DC Level Requirement for SerDes Reference Clocks."



**Ethernet Interface** 

## 2.6.4.2.2 SGMII Transmit AC Timing Specifications

The following table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

## Table 38. SGMII Transmit AC Timing Specifications

At recommended operating conditions with  $XV_{DD}$  = 1.0 V  $\pm$  3% and 1.1 V  $\pm$  3%.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Deterministic jitter	JD	_	—	0.17	UI p-p	_
Total jitter	JT	—	—	0.35	UI p-p	2
Unit interval	UI	799.92	800	800.08	ps	1
AC coupling capacitor	C <sub>TX</sub>	10	—	200	nF	3

Notes:

1. Each UI is 800 ps  $\pm$  100 ppm.

2. See Figure 30 for single frequency sinusoidal jitter limits.

3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

## 2.6.4.2.3 SGMII AC Measurement Details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD\_TX*n* and  $\overline{SD}_TXn$ ) or at the receiver inputs (SD\_RX*n* and  $\overline{SD}_RXn$ ), as depicted in the following figure, respectively.



Figure 29. SGMII AC Test/Measurement Load



#### **Ethernet Interface**

## 2.6.4.2.4 SGMII Receiver AC Timing Specifications

The following table provides the SGMII receive AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

### **Table 39. SGMII Receive AC Timing Specifications**

At recommended operating conditions with XV<sub>DD</sub> = 1.0 V  $\pm$  3%. and 1.1 V  $\pm$  3%.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic Jitter Tolerance	JD	0.37	—	—	UI p-p	1, 2, 4
Combined Deterministic and Random Jitter Tolerance	JDR	0.55	—	—	UI p-p	1, 2, 4
Total Jitter Tolerance	JT	0.65	—	—	UI p-p	1, 2, 4
Bit Error Ratio	BER	—	—	10 <sup>-12</sup>	—	_
Unit Interval	UI	799.92	800.00	800.08	ps	3

#### Notes:

1. Measured at receiver.

2. See RapidIO 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications.

3. Each UI is 800 ps  $\pm$  100 ppm.

4. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of the following figure.







## 2.6.5 QUICC Engine Block IEEE 1588 Electrical Characteristics

## 2.6.5.1 QUICC Engine Block IEEE 1588 DC Specifications

The following table shows the QUICC Engine block IEEE 1588 DC specifications when operating from a 3.3 V supply.

## Table 40. QUICC Engine Block IEEE 1588 DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  = 3.3 V

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2.0	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.90	V	—
Input high current (V <sub>IN</sub> = OV <sub>DD</sub> )	I <sub>IH</sub>	—	40	μA	2
Input low current (V <sub>IN</sub> = GND)	IIL	-600	—	μA	2
Output high voltage (OV <sub>DD</sub> = min, $I_{OH}$ = -4.0 mA)	V <sub>OH</sub>	2.1	OV <sub>DD</sub> + 0.3	V	—
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 4.0 mA)	V <sub>OL</sub>	GND	0.50	V	—

Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

2. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbols referenced in Table 2 and Table 3.

## 2.6.5.2 QUICC Engine Block IEEE 1588 AC Specifications

The following table provides the QUICC Engine block IEEE 1588 AC timing specifications.

## Table 41. QUICC Engine Block IEEE 1588 AC Timing Specifications

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
QE_1588_CLK clock period	t <sub>T1588CLK</sub>	3.8	—	$T_{RX\_CLK} \times 7$	ns	1, 3
QE_1588_CLK duty cycle	t <sub>T1588CLKH</sub> / t <sub>T1588CLK</sub>	40	50	60	%	5
QE_1588_CLK peak-to-peak jitter	t <sub>T1588CLKINJ</sub>	—	—	250	ps	5
Rise time QE_1588_CLK (20%-80%)	t <sub>T1588CLKINR</sub>	1.0	—	2.0	ns	5
Fall time QE_1588_CLK (80%-20%)	t <sub>T1588CLKINF</sub>	1.0	—	2.0	ns	5
QE_1588_CLK_OUT clock period	t <sub>T1588CLKOUT</sub>	2 × t <sub>T1588CLK</sub>	—	—	ns	—
QE_1588_CLK_OUT duty cycle	t <sub>T1588CLKOTH</sub> / t <sub>T1588CLKOUT</sub>	30	50	70	%	—
QE_1588_PPS_OUT	t <sub>T1588OV</sub>	0.5	—	4.0	ns	_



### Table 45. HDLC, BISYNC, and Transparent AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Characteristic	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Inputs—External clock input setup time	t <sub>HEIVKH</sub>	4	—	ns	
Inputs—Internal clock input hold time	t <sub>HIIXKH</sub>	0	—	ns	_
Inputs—External clock input hold time	t <sub>HEIXKH</sub>	1.3	—	ns	

#### Notes:

 The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>HIKHOX</sub> symbolizes the outputs internal timing (HI) for the time t<sub>serial</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
</sub>

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following table provides the input and output AC timing specifications for the synchronous UART protocols.

### Table 46. Synchronous UART AC Timing Specifications

For recommended operating conditions, see Table 3

Characteristic	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Outputs—Internal clock delay	t <sub>HIKHOV</sub>	0	11	ns	2
Outputs—External clock delay	t <sub>HEKHOV</sub>	1	14	ns	2
Outputs—Internal clock high Impedance	<sup>t</sup> нікнох	0	11	ns	2
Outputs—External clock high Impedance	t <sub>HEKHOX</sub>	1	14	ns	2
Inputs—Internal clock input setup time	t <sub>HIIVKH</sub>	10	—	ns	_
Inputs—External clock input setup time	t <sub>HEIVKH</sub>	8	—	ns	_
Inputs—Internal clock input hold time	t <sub>HIIXKH</sub>	0	—	ns	_
Inputs—External clock input hold time	t <sub>HEIXKH</sub>	1	—	ns	_

#### Notes:

 The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>HIKHOX</sub> symbolizes the outputs internal timing (HI) for the time t<sub>serial</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following figure provides the AC test load.



Figure 35. AC Test Load







## 2.9.2.4 AC Requirements for SerDes Reference Clocks

The following table lists AC requirements for the PCI Express, SGMII, and Serial RapidIO SerDes reference clocks to be guaranteed by the customer's application design.

## Table 48. SD\_REF\_CLK and SD\_REF\_CLK Input Clock Requirements

Parameter	Symbol	Min	Тур	Max	Unit	Notes
SD_REF_CLK/SD_REF_CLK frequency range	t <sub>CLK_REF</sub>	—	100/125	_	MHz	1
SD_REF_CLK/SD_REF_CLK clock frequency tolerance	<sup>t</sup> CLK_TOL	-350	—	350	ppm	_
SD_REF_CLK/SD_REF_CLK reference clock duty cycle	<sup>t</sup> CLK_DUTY	40	50	60	%	7
SD_REF_CLK/SD_REF_CLK max deterministic peak-peak jitter at 10 <sup>-6</sup> BER	<sup>t</sup> CLK_DJ	—	—	42	ps	7
SD_REF_CLK/SD_REF_CLK total reference clock jitter at 10 <sup>-6</sup> BER (peak-to-peak jitter at refClk input)	<sup>t</sup> CLK_TJ	—	—	86	ps	2, 7
SD_REF_CLK/SD_REF_CLK rising/falling edge rate	t <sub>CLKRR/</sub> t <sub>CLKFR</sub>	1	—	4	V/ns	3, 7

At recommended operating conditions with ScoreVDD =  $1.0 \text{ V} \pm 3\%$ . and  $1.1 \text{ V} \pm 3\%$ 





Figure 48. Single Frequency Sinusoidal Jitter Limits

## 2.12 l<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the MPC8569E.

## 2.12.1 I<sup>2</sup>C DC Electrical Characteristics

The following table provides the DC electrical characteristics for the I<sup>2</sup>C interface.

## Table 57. I<sup>2</sup>C DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2	—	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Output low voltage ( $OV_{DD} = min, I_{OL} = 2 mA$ )	V <sub>OL</sub>	0	0.4	V	2

I<sup>2</sup>C





The following figure shows the AC timing diagram for PLL bypass mode.

Figure 59. Enhanced Local Bus Signals (PLL Bypass Mode)

The above figure applies to all three controllers that eLBC supports: GPCM, UPM, and FCM.

For input signals, the AC timing data is used directly for all three controllers.

For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by  $t_{acs}$  (0,  $\frac{1}{4}$ ,  $\frac{1}{2}$ , 1, 1 +  $\frac{1}{4}$ , 1 +  $\frac{1}{2}$ , 2, 3 cycles), so the final delay is  $t_{acs} + t_{LBKHOV}$ .



## 2.17.2 Timers AC Timing Specifications

The following table provides the timers input and output AC timing specifications.

### Table 71. Timers Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Тур	Unit	Notes
Timers inputs—minimum pulse width	t <sub>TIWID</sub>	20	ns	1, 2

### Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs must be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.

The following figure provides the AC test load for the timers.



Figure 63. Timers AC Test Load

## 2.18 **Programmable Interrupt Controller (PIC)**

This section describes the DC and AC electrical specifications for the PIC of the MPC8569E.

## 2.18.1 PIC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the external interrupt pins  $\overline{IRQ}[0:6]$ ,  $\overline{IRQ}[8:11]$  and  $\overline{IRQ}_{OUT}$  of the PIC, as well as the port interrupts of the QUICC Engine block.

## Table 72. PIC DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	—	0.8	V	1
Input current ( $OV_{IN} = 0$ V or $OV_{IN} = OV_{DD}$ )	I <sub>IN</sub>	—	±40	μΑ	2
Output high voltage ( $OV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	_	V	—
Output low voltage ( $OV_{DD} = min, I_{OL} = 2 mA$ )	V <sub>OL</sub>		0.4	V	_

#### Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

2. The symbol OV<sub>IN</sub> represents the input voltage of the supply. It is referenced in Table 3.



**UTOPIA/POS Interface** 

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
UTOPIA/POS inputs—External clock input setup time	t <sub>UEIVKH</sub>	4.0	—	ns
UTOPIA/POS inputs—Internal clock input hold time	t <sub>UIIXKH</sub>	0	—	ns
UTOPIA/POS inputs—External clock input hold time	t <sub>UEIXKH</sub>	1.2	—	ns

## Table 81. UTOPIA/POS AC Timing Specifications<sup>1</sup> (continued)

### Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>UIKHOX</sub> symbolizes the UTOPIA/POS outputs internal timing (UI) for the time t<sub>Utopia</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).</sub>

The following figure provides the AC test load for the UTOPIA/POS.



Figure 70. UTOPIA/POS AC Test Load

Figure 71 and Figure 72 represent the AC timing from Table 81. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

The following figure shows the UTOPIA/POS timing with external clock.



Figure 71. UTOPIA/POS AC Timing (External Clock) Diagram



#### **Thermal Management Information**

The following figure depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



(Note the internal versus external package resistance.)

### Figure 74. Package with Heat Sink Mounted to a Printed-Circuit Board

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and the heat sink attach material (or thermal interface material), and to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

## 3.3.2 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increased contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 73).

The system board designer can choose among several types of commercially-available thermal interface materials.

## 3.3.3 Temperature Diode

The device has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as On Semiconductor, NCT1008<sup>TM</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment.

The following are the specifications of the MPC8569E on-board temperature diode:

Operating range:  $10 - 230 \ \mu A$ Ideality factor over  $13.5 - 220 \ \mu A$ ; n =  $1.006 \ +/- 0.008$ 

## 4 Package Description

The following section describes the detailed content and mechanical description of the package.