

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

-XF

Product Status	Obsolete
Core Processor	PowerPC e500v2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.067GHz
Co-Processors/DSP	Communications; QUICC Engine, Security; SEC
RAM Controllers	DDR2, DDR3, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (8), 1Gbps (4)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.0V, 1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8569ecvtaqljb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ball Layout Diagrams

## **1** Pin Assignments and Reset States

## 1.1 Ball Layout Diagrams

The following figure shows the top view of the MPC8569E 783-pin BGA ball map diagram.



Figure 2. MPC8569E Top View Ballmap



Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
QE_PB22	T2	I/O	OV <sub>DD</sub>	—
QE_PB23	R2	I/O	OV <sub>DD</sub>	—
QE_PB24	P8	I/O	LV <sub>DD</sub> 2	—
QE_PB25	U2	I/O	OV <sub>DD</sub>	—
QE_PB26	AG13	I/O	OV <sub>DD</sub>	11
QE_PB27	AH14	I/O	OV <sub>DD</sub>	22
QE_PB28	AC8	I/O	OV <sub>DD</sub>	22
QE_PB29	AD8	I/O	OV <sub>DD</sub>	—
QE_PB30	AD9	I/O	OV <sub>DD</sub>	—
QE_PB31	AD10	I/O	OV <sub>DD</sub>	11
QE_PC0	W3	I/O	OV <sub>DD</sub>	—
QE_PC1	W4	I/O	OV <sub>DD</sub>	—
QE_PC2	N3	I/O	LV <sub>DD</sub> 2	_
QE_PC3	L3	I/O	LV <sub>DD</sub> 2	—
QE_PC4	Y7	I/O	OV <sub>DD</sub>	22
QE_PC5	W2	I/O	OV <sub>DD</sub>	—
QE_PC6	W5	I/O	OV <sub>DD</sub>	—
QE_PC7	W7	I/O	OV <sub>DD</sub>	—
QE_PC8	Τ7	I/O	LV <sub>DD</sub> 1	_
QE_PC9	R3	I/O	LV <sub>DD</sub> 1	—
QE_PC10	AB2	I/O	OV <sub>DD</sub>	—
QE_PC11	R7	I/O	LV <sub>DD</sub> 1	_
QE_PC12	AA6	I/O	OV <sub>DD</sub>	—
QE_PC13	AA3	I/O	OV <sub>DD</sub>	_
QE_PC14	AA5	I/O	OV <sub>DD</sub>	_
QE_PC15	AA4	I/O	OV <sub>DD</sub>	_
QE_PC16	L7	I/O	LV <sub>DD</sub> 2	_
QE_PC17	M8	I/O	LV <sub>DD</sub> 2	
QE_PC18	AB3	I/O	OV <sub>DD</sub>	_
QE_PC19	Y5	I/O	OV <sub>DD</sub>	_
QE_PC20	U7	I/O	LV <sub>DD</sub> 1	
QE_PC21	AB1	I/O	OV <sub>DD</sub>	_
QE_PC22	Y3	I/O	OV <sub>DD</sub>	_
QE_PC23	Y4	I/O	OV <sub>DD</sub>	_
QE_PC24	N8	I/O	LV <sub>DD</sub> 2	



Table 1. MPC8569E Pinout Listing (continued)	Table 1.	MPC8569E	Pinout	Listing	(continued)
--	----------	----------	--------	---------	-------------

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
GV <sub>DD</sub>	B22	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	B26	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	B5	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	B8	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	C3	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	D1	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	D10	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	D15	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D18	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D24	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D27	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D4	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	E12	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F16	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F19	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F2	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F22	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F26	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	F5	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F8	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	H10	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—



Pinout List

Table 1	. MPC8569E	Pinout Listi	ng (continued)
---------	------------	--------------	----------------

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
GV <sub>DD</sub>	H13	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	H16	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	H2	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	H20	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	H24	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	H27	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	H5	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	J19	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	J3	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	K10	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	K11	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	K18	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	K22	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	K26	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	КЗ	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	К4	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	К6	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	К9	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	L15	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	L21	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	L23	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	



GND

Note

\_

\_

\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

\_

\_\_\_\_

\_

—

\_

\_

\_

\_

\_

\_

\_

\_\_\_\_

\_\_\_\_

—

\_

\_

\_

\_

\_

\_

\_

—

—

Supply

\_

\_\_\_\_

\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

—

\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_

\_

\_\_\_\_

\_\_\_\_

\_

\_

\_\_\_\_

\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

\_ \_

\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_

\_\_\_\_

\_\_\_

\_\_\_\_

—

\_\_\_\_

\_\_\_\_

\_

\_

\_\_\_\_

\_\_\_

\_

\_\_\_

\_

\_

\_\_\_\_

\_\_\_\_

\_

\_

\_

\_\_\_\_

\_\_\_\_

\_\_\_

Table	1. MPC8569E Pinout Listing (	continued)	
Signal <sup>1</sup>	Package Pin Number	Pin Type	Power S
GND	N16	_	_
GND	N18	_	_

N24

N7

P13

P17

P19

P27

P28

R12

R14

R16

R18

T13

T15

T17

T19

Τ4

T6

Т9

U12

U14

U16

U18

U22

V13

V15

V17

V19

W12

GND	W14	—	—	_
GND	W16	—	—	
GND	W18	—	—	_
GND	Y6	—	—	_
GND	Y10	_	—	_



Pinout List

	Table 1.	MPC8569E	<b>Pinout L</b>	isting (	(continued)	)
--	----------	----------	-----------------	----------	-------------	---

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
GND	Y13	_	—	
GND	Y15	_	—	
GND	Y16	_	—	_
GND	Y17	_	_	_
GND	Y19	—	—	_
GND	V20	_	—	_
GND	T20	—	—	_
GND	W20	—	—	
GND	Y20	—	—	
SENSEVSS	P15	Ground sense	—	13
SCOREGND	AA27	SerDes Core Logic GND	—	
SCOREGND	AB26	SerDes Core Logic GND	—	_
SCOREGND	AC28	SerDes Core Logic GND	—	-
SCOREGND	R28	SerDes Core Logic GND	—	-
SCOREGND	T26	SerDes Core Logic GND	—	_
SCOREGND	U27	SerDes Core Logic GND	—	_
SCOREGND	V25	SerDes Core Logic GND	—	-
SCOREGND	W28	SerDes Core Logic GND	—	_
SCOREGND	Y26	SerDes Core Logic GND	—	-
XGND	AA24	SerDes Transceiver Pad GND	—	-
XGND	AB22	SerDes Transceiver Pad GND	—	-
XGND	AB25	SerDes Transceiver Pad GND	—	_
XGND	AC23	SerDes Transceiver Pad GND	—	—
XGND	R24	SerDes Transceiver Pad GND	—	_



Characteristic		Symbol	Range	Unit	Notes
QUICC Engine block Ethe	ernet interface I/O voltage	LV <sub>DD</sub> 2	-0.3 to 3.63 -0.3 to 2.75	V	_
Debug, DMA, DUART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC Engine block, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage		OV <sub>DD</sub>	-0.3 to 3.63	V	_
Enhanced local bus I/O voltage		BV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	_
Input voltage	DDR2/DDR3 DRAM signals	MV <sub>IN</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 3
	DDR2/DDR3 DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	—
	Ethernet signals	LV <sub>IN</sub>	–0.3 to (LV <sub>DD</sub> n + 0.3)	V	3
	Enhanced local bus signals	BV <sub>IN</sub>	-0.3 to (BV <sub>DD</sub> + 0.3)	—	3
	Debug, DMA, DUART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC Engine block, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage	OV <sub>IN</sub>	–0.3 to (OV <sub>DD</sub> + 0.3)	V	3
	SerDes signals	XV <sub>IN</sub>	-0.3 to (XV <sub>DD</sub> + 0.3)	V	—
Storage junction tempera	ture range	T <sub>STG</sub>	-55 to 150	°C	

Notes:

1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. The -0.3 to 1.98 V range is for DDR2, and the -0.3 to 1.65 V range is for DDR3.
- 3. **Caution:** (B,M,L,O,X)V<sub>IN</sub> must not exceed (B,G,L,O,X)V<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

### 2.1.1.1 Recommended Operating Conditions

The following table provides the recommended operating conditions for this device. Proper device operation outside these conditions is not guaranteed.

Tuble 0. Heooninnended operating conditions	Table 3.	Recommended	Operating	Conditions
---	----------	-------------	-----------	------------

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage	V <sub>DD</sub>	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
PLL supply voltage	$\begin{array}{l} \text{AV}_{\text{DD}-}\text{CORE},\\ \text{AV}_{\text{DD}-}\text{DDR},\\ \text{AV}_{\text{DD}-}\text{LBIU},\\ \text{AV}_{\text{DD}-}\text{PLAT},\\ \text{AV}_{\text{DD}-}\text{QE},\\ \text{AV}_{\text{DD}-}\text{SRDS} \end{array}$	1.0 V ± 30 mV 1.1 V ± 33 mV	V	2



#### **Overall DC Electrical Characteristics**

	Characteristic	Symbol	Recommended Value	Unit	Notes
Core power supply for SerDes transceiver		ScoreVDD	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
Pad power suppl	y for SerDes transceiver	XV <sub>DD</sub>	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
DDR2 and DDR3	3 DRAM I/O voltage	GV <sub>DD</sub>	1.8 V ± 90 mV 1.5 V ± 75 mV	V	4
QUICC Engine b	lock Ethernet interface I/O voltage	LV <sub>DD</sub> 1	3.3 V ± 165 mV 2.5 V ± 125 mV	V	—
QUICC Engine block Ethernet interface I/O voltage		LV <sub>DD</sub> 2	3.3 V ± 165 mV 2.5 V ± 125 mV	V	—
Debug, DMA, DU Engine block, eS system control I/	JART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC DHC, GPIO, clocking, SPI, I/O voltage select and O voltage	OV <sub>DD</sub>	3.3 V ± 165 mV	V	—
Enhanced local I	bus I/O voltage	BV <sub>DD</sub>	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	_
Input voltage	DDR2 and DDR3 DRAM signals	MV <sub>IN</sub>	GND to GV <sub>DD</sub>	V	3
	DDR2 DRAM reference	MV <sub>REF</sub>	$GV_{DD}/2 \pm 2\%$	V	3
	DDR3 DRAM reference	MV <sub>REF</sub>	GV <sub>DD</sub> /2 ± 1%	V	3
	Ethernet signals	LV <sub>IN</sub>	GND to LV <sub>DD</sub> n	V	3
	Enhanced local bus signals	BV <sub>IN</sub>	GND to BV <sub>DD</sub>	V	3
	Debug, DMA, DUART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC Engine, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage	OV <sub>IN</sub>	GND to OV <sub>DD</sub>	V	3
	SerDes signals	XV <sub>IN</sub>	GND to XV <sub>DD</sub>	V	—
Operating Temperature range	Commercial	T <sub>A</sub> , T <sub>J</sub>	$T_A = 0$ (min) to $T_J = 105$ (max)	°C	—

#### Table 3. Recommended Operating Conditions (continued)

Notes:

1. A nominal voltage of 1.1 V is recommended for CPU speeds of 1.33 GHz and QUICC Engine block speeds of 667 MHz.

2. This voltage is the input to the filter and not the voltage at the AV<sub>DD</sub> pin, which may be reduced from V<sub>DD</sub> by the filter.

3. **Caution:** (B,M,L,O,X)V<sub>IN</sub> must not exceed (B,G,L,O,X)V<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

4. The 1.8 V  $\pm$  90 mV range is for DDR2, and the 1.5 V  $\pm$  75 mV range is for DDR3.



The following figure shows the undershoot and overshoot voltages at the interfaces of the MPC8569E.





The core voltage must always be provided at nominal 1.0 or 1.1 V. See Table 3 for actual recommended core voltage. Voltage to the processor interface I/Os is provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. (B,M,L,O)V<sub>DD</sub> based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 and DDR3 SDRAM interface uses differential receivers referenced by the externally supplied  $Dn_MVREF$  signal (nominally set to  $GV_{DD}/2$ ) as is appropriate for the SSTL\_1.8 electrical signaling standard for DDR2 or 1.5-V electrical signaling for DDR3. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.



#### **Overall DC Electrical Characteristics**

### 2.1.1.2 Output Driver Characteristics

The following table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Programmable Output Impedance ( $\Omega$ )	Supply Voltage	Notes
Enhanced local bus interface utilities signals	45 45 45	BV <sub>DD</sub> = 3.3 V BV <sub>DD</sub> = 2.5 V BV <sub>DD</sub> = 1.8 V	—
DDR2 signal	18 (full strength mode) 35 (half strength mode)	GV <sub>DD</sub> = 1.8 V	1
DDR3 signal	20 (full strength mode) 40 (half strength mode)	GV <sub>DD</sub> = 1.5 V	1
DUART, EPIC, I <sup>2</sup> C, JTAG, system control	45	OV <sub>DD</sub> = 3.3 V	—

#### Table 4. Output Drive Capability

Note:

1. The drive strength of the DDR2 or DDR3 interface in half-strength mode is at T<sub>J</sub> = 105°C and at GV<sub>DD</sub> (min). Refer to the MPC8569 reference manual for the DDR impedance programming procedure through the DDR control driver register 1 (DDRCDR\_1).

### 2.1.2 Power Sequencing

The MPC8569E requires its power rails to be applied in a specific sequence to ensure proper device operation. These requirements are as follows for power up:

- 1. V<sub>DD</sub>, AV<sub>DD</sub>, BV<sub>DD</sub>, LV<sub>DD</sub>n, OV<sub>DD</sub>, ScoreVDD, XV<sub>DD</sub>
- 2. GV<sub>DD</sub>

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

#### NOTE

While  $V_{DD}$  is ramping, current may be supplied from  $V_{DD}$  through the MPC8569E to  $GV_{DD}$ . Nevertheless,  $GV_{DD}$  from an external supply should follow the sequencing described above.

From a system standpoint, if any of the I/O power supplies ramp prior to the  $V_{DD}$  core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power up, and extra current may be drawn by the device.

### 2.1.3 **RESET Initialization**

This section describes the AC electrical specifications for the RESET timing requirements of the MPC8569E. The following table describes the specifications for the RESET initialization timing.

Parameter	Min	Max	Unit	Notes
Required assertion time of HRESET	10	_	SYSCLK	1, 2
Minimum assertion time of TRESET simultaneous to HRESET assertion	25	_	ns	3

#### **Table 5. RESET Initialization Timing Specifications**



#### **Overall DC Electrical Characteristics**

Parameter	Min	Мах	Unit	Notes
Maximum rise/fall time of HRESET	—	1	SYSCLK	5
Minimum assertion time for SRESET	3	—	SYSCLK	4
PLL input setup time with stable SYSCLK before HRESET negation	2	—	SYSCLK	_
Input setup time for POR configurations (other than PLL configuration) with respect to negation of HRESET	4	—	SYSCLK	4
Input hold time for all POR configurations (including PLL configuration) with respect to negation of HRESET	8	—	SYSCLK	4
Maximum valid-to-high impedance time for actively driven POR configurations with respect to negation of HRESET		5	SYSCLK	4

#### Table 5. RESET Initialization Timing Specifications (continued)

#### Note:

- 1. There may be some extra current leakage when driving signals high during this time.
- 2. Reset assertion timing requirements for DDR3 DRAMs may differ.
- 3. TRST is an asynchronous level sensitive signal. For guidance on how this requirement can be met, refer to the JTAG signal termination guidelines in *AN4232 MPC8569E PowerQUICC III Design Checklist*.
- 4. SYSCLK is the primary clock input for the MPC8569E.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following table provides the PLL lock times.

#### Table 6. PLL Lock Times

Parameter	Min	Мах	Unit
Core PLL lock time	—	100	μs
Platform PLL lock time	—	100	μS
QUICC Engine block PLL lock time	—	100	μS
DDR PLL lock times	—	100	μS



### 2.6.3.4 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

#### 2.6.3.4.1 RMII Transmit AC Timing Specifications

The following table shows the RMII transmit AC timing specifications.

#### Table 30. RMII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
REF_CLK clock period	t <sub>RMT</sub>	—	20.0	_	ns	—
REF_CLK duty cycle	t <sub>RMTH</sub>	35	—	65	%	—
REF_CLK peak-to-peak jitter	t <sub>RMTJ</sub>	—	—	250	ps	—
Rise time REF_CLK (20%–80%)	t <sub>RMTR</sub>	1.0	—	4.0	ns	—
Fall time REF_CLK (80%–20%)	t <sub>RMTF</sub>	1.0	—	4.0	ns	—
REF_CLK to RMII data TXD[1:0], TX_EN delay	t <sub>RMTDX</sub>	2.0	—	10.0	ns	_

The following figure shows the RMII transmit AC timing diagram.



Figure 19. RMII Transmit AC Timing Diagram

### 2.6.3.4.2 RMII Receive AC Timing Specifications

The following table provides the RMII receive AC timing specifications.

#### **Table 31. RMII Receive AC Timing Specifications**

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
REF_CLK clock period	t <sub>RMR</sub>	—	20.0	—	ns	_
REF_CLK duty cycle	t <sub>RMRH</sub>	35	—	65	%	1
REF_CLK peak-to-peak jitter	t <sub>RMRJ</sub>	—	—	250	ps	1
Rise time REF_CLK (20%–80%)	t <sub>RMRR</sub>	1.0	—	4.0	ns	1



**Ethernet Interface** 

### 2.6.4.2.2 SGMII Transmit AC Timing Specifications

The following table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

#### Table 38. SGMII Transmit AC Timing Specifications

At recommended operating conditions with  $XV_{DD}$  = 1.0 V  $\pm$  3% and 1.1 V  $\pm$  3%.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Deterministic jitter	JD	—	—	0.17	UI p-p	—
Total jitter	JT	—	—	0.35	UI p-p	2
Unit interval	UI	799.92	800	800.08	ps	1
AC coupling capacitor	C <sub>TX</sub>	10	_	200	nF	3

Notes:

1. Each UI is 800 ps  $\pm$  100 ppm.

2. See Figure 30 for single frequency sinusoidal jitter limits.

3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

### 2.6.4.2.3 SGMII AC Measurement Details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD\_TX*n* and  $\overline{SD}_TXn$ ) or at the receiver inputs (SD\_RX*n* and  $\overline{SD}_RXn$ ), as depicted in the following figure, respectively.



Figure 29. SGMII AC Test/Measurement Load

# NP

#### High-Speed SerDes Interfaces (HSSI)

Figure 36 and Figure 37 represent the AC timing from Table 45 and Table 46. Note that although the specifications generally refer to the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also note that the clock edge is selectable.

The following figure shows the timing with external clock.



Figure 36. AC Timing (External Clock) Diagram

The following figure shows the timing with internal clock.



Figure 37. AC Timing (Internal Clock) Diagram

### 2.9 High-Speed SerDes Interfaces (HSSI)

The MPC859E features a serializer/deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express and/or Serial RapidIO and/or SGMII data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also shown.

### 2.9.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

The below figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. The following figure shows the waveform for either a transmitter output (SD*n*\_TX and  $\overline{SDn}_TX$ ) or a receiver input (SD*n*\_RX and  $\overline{SDn}_RX$ ). Each signal swings between A volts and B volts where A > B.



#### PCI Express

#### Table 51. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output AC Specifications (continued)

At recommended operating	conditions with XVpp =	$1.0 V \pm 3\%$ and $1.1 V \pm 3\%$
, a locol michaea operating		

Parameter	Symbol	Min	Тур	Max	Unit	Comments
AC-coupling capacitor	C <sub>TX</sub>	75	—	200	nF	All transmitters are AC-coupled. The AC-coupling is required either within the media or within the transmitting component itself. See Note 4.

#### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 46 and measured over any 250 consecutive TX UIs.
- 3. A T<sub>TX-EYE</sub> = 0.70 UI provides for a total sum of deterministic and random jitter budget of T<sub>TX-JITTER-MAX</sub> = 0.30 UI for the transmitter collected over any 250 consecutive TX UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The MPC8569E SerDes transmitter does not have CTX built-in. An external AC-coupling capacitor is required.

### 2.10.3.2 PCI Express AC Physical Layer Receiver Specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 Gb/s.



Serial RapidIO (SRIO)

### 2.10.4 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be connected to the test/measurement load within 0.2 inches of that load, as shown in the following figure.

#### NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.



Figure 46. Compliance Test/Measurement Load

### 2.11 Serial RapidIO (SRIO)

This section describes the DC and AC electrical specifications for the Serial RapidIO interface of the MPC8569E, for the LP-serial physical layer. The electrical specifications cover both single- and multiple-lane links. Two transmitters (short and long run) and a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that will accept signals from both the short- and long-run transmitter specifications.

The short-run transmitter must be used mainly for chip-to-chip connections on either the same printed-circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short-run specification reduce the overall power used by the transceivers.

The long-run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of  $\pm 100$  ppm. The worst case frequency difference between any transmit and receive clock is 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC-coupling at the receiver input must be used. Signal Definitions

### 2.11.1 Signal Definitions

This section defines terms used in the description and specification of differential signals used by the LP-Serial links. Figure 47 shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and TD) or a receiver input



### Table 58. I<sup>2</sup>C AC Timing Specifications (continued)

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$		V	—
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$		V	—
Capacitive load for each bus line	Cb	_	400	pF	—

Notes:

- 1. The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time.</sub>
- The requirements for I<sup>2</sup>C frequency calculation must be followed. See Freescale application note AN2919, "Determining the I2C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the MPC8659E provides a delay time of at least 300 ns for the SDA signal (referred to as the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the MPC8569E acts as the I<sup>2</sup>C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the MPC8569E does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If under some rare condition, the 300 ns SDA output delay time is required for the MPC8569E as transmitter, application note AN2919, referred to in note 4 below, is recommended.
- 4. The maximum t<sub>I2OVKL</sub> must be met only if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.

The following figure provides the AC test load for the  $I^2C$ .



Figure 49. I<sup>2</sup>C AC Test Load

The following figure shows the AC timing diagram for the  $I^2C$  bus.



Figure 50. I<sup>2</sup>C Bus AC Timing Diagram



### 2.14 JTAG Controller

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface.

### 2.14.1 JTAG DC Electrical Characteristics

The following table provides the JTAG DC electrical characteristics.

#### Table 61. JTAG DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.8	V	1
Input current ( $OV_{IN} = 0$ V or $OV_{IN} = OV_{DD}$ )	I <sub>IN</sub>	—	±40	μΑ	2
Output high voltage ( $OV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	_	V	—
Output low voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	—	0.4	V	—

Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

2. The symbol OV<sub>IN</sub> represents the input voltage of the supply. It is referenced in Table 3.

### 2.14.2 JTAG AC Timing Specifications

The following table provides the JTAG AC timing specifications as defined in Figure 52 through Figure 55.

#### Table 62. JTAG AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	—
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	—
JTAG external clock pulse width measured at 1.4 V	t <sub>JTKHKL</sub>	15	—	ns	—
JTAG external clock rise and fall times	t <sub>JTGR</sub> /t <sub>JTGF</sub>	0	2	ns	4
TRST assert time	t <sub>TRST</sub>	25	—	ns	2
Input setup times	t <sub>JTDVKH</sub>	4	—	ns	—



### 2.17.2 Timers AC Timing Specifications

The following table provides the timers input and output AC timing specifications.

#### Table 71. Timers Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Тур	Unit	Notes
Timers inputs—minimum pulse width	t <sub>TIWID</sub>	20	ns	1, 2

#### Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs must be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.

The following figure provides the AC test load for the timers.



Figure 63. Timers AC Test Load

### 2.18 **Programmable Interrupt Controller (PIC)**

This section describes the DC and AC electrical specifications for the PIC of the MPC8569E.

### 2.18.1 PIC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the external interrupt pins  $\overline{IRQ}[0:6]$ ,  $\overline{IRQ}[8:11]$  and  $\overline{IRQ}_{OUT}$  of the PIC, as well as the port interrupts of the QUICC Engine block.

#### Table 72. PIC DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	2	_	V	1
Input low voltage	V <sub>IL</sub>	_	0.8	V	1
Input current ( $OV_{IN} = 0$ V or $OV_{IN} = OV_{DD}$ )	I <sub>IN</sub>	—	±40	μΑ	2
Output high voltage ( $OV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	_	V	—
Output low voltage ( $OV_{DD} = min, I_{OL} = 2 mA$ )	V <sub>OL</sub>		0.4	V	_

#### Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $OV_{IN}$  values found in Table 3.

2. The symbol OV<sub>IN</sub> represents the input voltage of the supply. It is referenced in Table 3.



**UTOPIA/POS Interface** 

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
UTOPIA/POS inputs—External clock input setup time	t <sub>UEIVKH</sub>	4.0	—	ns
UTOPIA/POS inputs—Internal clock input hold time	t <sub>UIIXKH</sub>	0	—	ns
UTOPIA/POS inputs—External clock input hold time	t <sub>UEIXKH</sub>	1.2	—	ns

#### Table 81. UTOPIA/POS AC Timing Specifications<sup>1</sup> (continued)

#### Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>UIKHOX</sub> symbolizes the UTOPIA/POS outputs internal timing (UI) for the time t<sub>Utopia</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).</sub>

The following figure provides the AC test load for the UTOPIA/POS.



Figure 70. UTOPIA/POS AC Test Load

Figure 71 and Figure 72 represent the AC timing from Table 81. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

The following figure shows the UTOPIA/POS timing with external clock.



Figure 71. UTOPIA/POS AC Timing (External Clock) Diagram