



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|---|
| Core Processor | PowerPC e500v2 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 1.067GHz |
| Co-Processors/DSP | Communications; QUICC Engine, Security; SEC |
| RAM Controllers | DDR2, DDR3, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (8), 1Gbps (4) |
| SATA | - |
| USB | USB 2.0 (1) |
| Voltage - I/O | 1.0V, 1.5V, 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCPBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8569evjaqljb |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



NOTE

The MPC8569E is also available without a security engine in a configuration known as the MPC8569. All specifications other than those relating to security apply to the MPC8569 exactly as described in this document.

The following figure shows the major functional units within the MPC8569E.



Figure 1. MPC8569E Block Diagram



Ball Layout Diagrams

The following figure provides detailed view C of the MPC8569E 783-pin BGA ball map diagram.





| Signal ¹ | Package Pin Number | Pin Type | Power Supply | Note |
|---------------------|--------------------|----------|--------------------|------|
| QE_PB22 | T2 | I/O | OV _{DD} | — |
| QE_PB23 | R2 | I/O | OV _{DD} | — |
| QE_PB24 | P8 | I/O | LV _{DD} 2 | — |
| QE_PB25 | U2 | I/O | OV _{DD} | _ |
| QE_PB26 | AG13 | I/O | OV _{DD} | 11 |
| QE_PB27 | AH14 | I/O | OV _{DD} | 22 |
| QE_PB28 | AC8 | I/O | OV _{DD} | 22 |
| QE_PB29 | AD8 | I/O | OV _{DD} | — |
| QE_PB30 | AD9 | I/O | OV _{DD} | — |
| QE_PB31 | AD10 | I/O | OV _{DD} | 11 |
| QE_PC0 | W3 | I/O | OV _{DD} | — |
| QE_PC1 | W4 | I/O | OV _{DD} | — |
| QE_PC2 | N3 | I/O | LV _{DD} 2 | _ |
| QE_PC3 | L3 | I/O | LV _{DD} 2 | — |
| QE_PC4 | Y7 | I/O | OV _{DD} | 22 |
| QE_PC5 | W2 | I/O | OV _{DD} | — |
| QE_PC6 | W5 | I/O | OV _{DD} | — |
| QE_PC7 | W7 | I/O | OV _{DD} | — |
| QE_PC8 | Τ7 | I/O | LV _{DD} 1 | _ |
| QE_PC9 | R3 | I/O | LV _{DD} 1 | — |
| QE_PC10 | AB2 | I/O | OV _{DD} | — |
| QE_PC11 | R7 | I/O | LV _{DD} 1 | _ |
| QE_PC12 | AA6 | I/O | OV _{DD} | — |
| QE_PC13 | AA3 | I/O | OV _{DD} | _ |
| QE_PC14 | AA5 | I/O | OV _{DD} | _ |
| QE_PC15 | AA4 | I/O | OV _{DD} | _ |
| QE_PC16 | L7 | I/O | LV _{DD} 2 | _ |
| QE_PC17 | M8 | I/O | LV _{DD} 2 | |
| QE_PC18 | AB3 | I/O | OV _{DD} | _ |
| QE_PC19 | Y5 | I/O | OV _{DD} | _ |
| QE_PC20 | U7 | I/O | LV _{DD} 1 | |
| QE_PC21 | AB1 | I/O | OV _{DD} | _ |
| QE_PC22 | Y3 | I/O | OV _{DD} | _ |
| QE_PC23 | Y4 | I/O | OV _{DD} | _ |
| QE_PC24 | N8 | I/O | LV _{DD} 2 | _ |



| 0: | | D' . T | | |
|-----------------|--------------------|--------------------------------------|-----------------|------|
| Signal | Package Pin Number | Pin Type | Power Supply | Note |
| V _{DD} | P18 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | R13 | 1.0-V/1.1-V core power supply | V _{DD} | _ |
| V _{DD} | R15 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | R17 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | R19 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | T12 | 1.0-V/1.1-V core power supply | V _{DD} | _ |
| V _{DD} | T14 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | T16 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | T18 | 1.0-V/1.1-V core power supply | V _{DD} | _ |
| V _{DD} | U13 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | U15 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | U17 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | U19 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | V12 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | V14 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | V16 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | V18 | 1.0-V/1.1-V core power supply | V _{DD} | |
| V _{DD} | W13 | W13 1.0-V/1.1-V core power supply | | |
| V _{DD} | W15 | W15 1.0-V/1.1-V core power supply | | — |
| V _{DD} | W17 | 1.0-V/1.1-V core power supply | V _{DD} | — |
| V _{DD} | W19 | 1.0-V/1.1-V core power supply | V _{DD} | _ |

Table 1. MPC8569E Pinout Listing (continued)



Pinout List

| Table 1 | . MPC8569E | Pinout L | isting | (continued) |
|---------|------------|----------|--------|-------------|
|---------|------------|----------|--------|-------------|

| Signal ¹ | Package Pin Number | Pin Type | Power Supply | Note |
|------------------------|--------------------|--|------------------|------|
| SENSEVDD | P14 | Core supply sense | V _{DD} | 13 |
| XV _{DD} | AA23 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | _ |
| XV _{DD} | AB21 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | Ι |
| XV _{DD} | AC24 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | Ι |
| XV _{DD} | R23 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | _ |
| XV _{DD} | U23 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | _ |
| XV _{DD} | V21 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | _ |
| XV _{DD} | W24 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | _ |
| XV _{DD} | Y22 | 1.0-V/1.1-V SerDes I/O power supply | XV _{DD} | _ |
| AV _{DD} _CORE | L1 | 1.0-V/1.1-V AV _{DD} supply for the core PLL | _ | 12 |
| AV _{DD} DDR | M28 | 1.0-V/1.1-V AV _{DD} supply for the DDR PLL | _ | 12 |
| AV _{DD} _LBIU | AH24 | 1.0-V/1.1-V AV _{DD} supply for the eLBC PLL | _ | 12 |
| AV _{DD} _PLAT | N28 | 1.0-V/1.1-V AV _{DD} supply for the platform PLL | — | 12 |
| AV _{DD} _QE | К1 | 1.0-V/1.1-V AV _{DD} supply for the QUICC Engine block PLL | _ | 12 |
| AV _{DD} _SRDS | U26 | 1.0-V/1.1-V AV _{DD} supply for the SerDes PLL | _ | 12 |
| GND | AA2 | — | — | _ |
| GND | AB15 | | _ | _ |
| GND | AB17 | | _ | — |
| GND | AB19 | — | — | — |
| GND | AC9 | — | — | — |
| GND | AD5 | — | — | — |
| GND | AE26 | — | — | — |



Overall DC Electrical Characteristics

| | Characteristic | Symbol | Recommended Value | Unit | Notes |
|---|--|------------------------------------|---|------|-------|
| Core power supp | bly for SerDes transceiver | ScoreVDD | 1.0 V ± 30 mV 1.1 V ± 33 mV | V | 1 |
| Pad power suppl | y for SerDes transceiver | XV _{DD} | 1.0 V ± 30 mV 1.1 V ± 33 mV | V | 1 |
| DDR2 and DDR3 | 3 DRAM I/O voltage | GV _{DD} | 1.8 V ± 90 mV 1.5 V ± 75 mV | V | 4 |
| QUICC Engine block Ethernet interface I/O voltage | | LV _{DD} 1 | 3.3 V ± 165 mV 2.5 V ± 125 mV | V | _ |
| QUICC Engine b | lock Ethernet interface I/O voltage | LV _{DD} 2 | 3.3 V ± 165 mV 2.5 V ± 125 mV | V | _ |
| Debug, DMA, DU Engine block, eS system control I/ | JART, PIC, I ² C, JTAG, power management, QUICC DHC, GPIO, clocking, SPI, I/O voltage select and O voltage | OV _{DD} | 3.3 V ± 165 mV | V | — |
| Enhanced local I | bus I/O voltage | BV _{DD} | 3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV | V | _ |
| Input voltage | DDR2 and DDR3 DRAM signals | MV _{IN} | GND to GV _{DD} | V | 3 |
| | DDR2 DRAM reference | MV _{REF} | $GV_{DD}/2 \pm 2\%$ | V | 3 |
| | DDR3 DRAM reference | MV _{REF} | GV _{DD} /2 ± 1% | V | 3 |
| | Ethernet signals | LV _{IN} | GND to LV _{DD} n | V | 3 |
| | Enhanced local bus signals | BV _{IN} | GND to BV _{DD} | V | 3 |
| | Debug, DMA, DUART, PIC, I ² C, JTAG, power management, QUICC Engine, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage | OV _{IN} | GND to OV _{DD} | V | 3 |
| | SerDes signals | XV _{IN} | GND to XV _{DD} | V | — |
| Operating Temperature range | Commercial | T _A , T _J | $T_A = 0$ (min) to $T_J = 105$ (max) | °C | — |

Table 3. Recommended Operating Conditions (continued)

Notes:

1. A nominal voltage of 1.1 V is recommended for CPU speeds of 1.33 GHz and QUICC Engine block speeds of 667 MHz.

2. This voltage is the input to the filter and not the voltage at the AV_{DD} pin, which may be reduced from V_{DD} by the filter.

3. **Caution:** (B,M,L,O,X)V_{IN} must not exceed (B,G,L,O,X)V_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

4. The 1.8 V \pm 90 mV range is for DDR2, and the 1.5 V \pm 75 mV range is for DDR3.



Ethernet Interface

Table 33. TBI Receive AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|---|---------------------|-----|-----|-----|------|------|
| RCG[9:0] hold time to rising PMA_RX_CLK | t _{TRDXKH} | 1.5 | — | — | ns | — |
| PMA_RX_CLK[0:1] clock rise time (20%-80%) | t _{TRXR} | 0.7 | — | 2.4 | ns | 2 |
| PMA_RX_CLK[0:1] clock fall time (80%-20%) | t _{TRXF} | 0.7 | — | 2.4 | ns | 2 |

Note:

- 1. The frequency of RX_CLK should not exceed the frequency of gigabit Ethernet reference clock by more than 300 ppm.
- 2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following figure provides the AC test load.



Figure 23. AC Test Load

The following figure shows the TBI receive AC timing diagram.



Figure 24. TBI Receive AC Timing Diagram



Ethernet Interface

Table 35. RGMII and RTBI AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

| Parameter | Symbol ¹ | Min | Тур | Max | Unit | Notes |
|------------------------|-------------------------------------|-----|-----|------|------|-------|
| Duty cycle for Gigabit | t _{RGTH} /t _{RGT} | 45 | 50 | 55 | % | 6 |
| Rise time (20%–80%) | t _{RGTR} | | | 1.75 | ns | 6 |
| Fall time (20%–80%) | t _{RGTF} | | | 1.75 | ns | 6 |

Notes:

 In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. The frequency of RX_CLK should not exceed the frequency of gigabit ethernet reference clock by more than 300 ppm.
- 6. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.



Ethernet Interface

2.6.4.1.2 SGMII Transmit DC Timing Specifications

Table 36 and Table 37 describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs, $SD_TX[n]$ and $\overline{SD_TX[n]}$, as shown in Figure 28.

Table 36. SGMII DC Transmitter Electrical Characteristics

At recommended operating conditions with XV_{DD} = 1.0 V \pm 3% and 1.1 V \pm 3%.

| Parameter | Symbol | Min | Тур | Мах | Unit | Notes |
|---|--------------------|--|-------|--|------|-----------------------------|
| Output high voltage | V _{OH} | — | _ | XV _{DD-Typ} /2 + IV _{OD} I _{-max} /2 | mV | 1 |
| Output low voltage | V _{OL} | XV _{DD-Typ} /2 – IV _{OD} I _{-max} /2 | _ | — | mV | 1 |
| Output differential voltage ^{2, 3, 4} (XV _{DD-Typ} at 1.0 V) | IV _{OD} I | 320.0 | 500.0 | 725.0 | mV | Equalization setting: 1.0× |
| | | 293.8 | 459.0 | 665.6 | | Equalization setting: 1.09× |
| | | 266.9 | 417.0 | 604.7 | | Equalization setting: 1.2× |
| | | 240.6 | 376.0 | 545.2 | | Equalization setting: 1.33× |
| | | 213.1 | 333.0 | 482.9 | | Equalization setting: 1.5× |
| | | 186.9 | 292.0 | 423.4 | | Equalization setting: 1.71× |
| | | 160.0 | 250.0 | 362.5 | | Equalization setting: 2.0× |



2.6.5 QUICC Engine Block IEEE 1588 Electrical Characteristics

2.6.5.1 QUICC Engine Block IEEE 1588 DC Specifications

The following table shows the QUICC Engine block IEEE 1588 DC specifications when operating from a 3.3 V supply.

Table 40. QUICC Engine Block IEEE 1588 DC Electrical Characteristics

At recommended operating conditions with OV_{DD} = 3.3 V

| Parameter | Symbol | Min | Мах | Unit | Notes |
|---|-----------------|------|------------------------|------|-------|
| Input high voltage | V _{IH} | 2.0 | _ | V | 1 |
| Input low voltage | V _{IL} | — | 0.90 | V | |
| Input high current (V _{IN} = OV _{DD}) | I _{IH} | — | 40 | μA | 2 |
| Input low current (V _{IN} = GND) | ۱ _{IL} | -600 | _ | μA | 2 |
| Output high voltage (OV_{DD} = min, I_{OH} = -4.0 mA) | V _{OH} | 2.1 | OV _{DD} + 0.3 | V | _ |
| Output low voltage (OV _{DD} = min, I _{OL} = 4.0 mA) | V _{OL} | GND | 0.50 | V | _ |

Note:

1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.

2. The symbol V_{IN} , in this case, represents the OV_{IN} symbols referenced in Table 2 and Table 3.

2.6.5.2 QUICC Engine Block IEEE 1588 AC Specifications

The following table provides the QUICC Engine block IEEE 1588 AC timing specifications.

Table 41. QUICC Engine Block IEEE 1588 AC Timing Specifications

| Parameter | Symbol | Min | Тур | Мах | Unit | Notes |
|---------------------------------|--|---------------------------|-----|------------------------|------|-------|
| QE_1588_CLK clock period | t _{T1588CLK} | 3.8 | — | $T_{RX_CLK} \times 7$ | ns | 1, 3 |
| QE_1588_CLK duty cycle | t _{T1588CLKH} / t _{T1588CLK} | 40 | 50 | 60 | % | 5 |
| QE_1588_CLK peak-to-peak jitter | t _{T1588CLKINJ} | — | — | 250 | ps | 5 |
| Rise time QE_1588_CLK (20%-80%) | t _{T1588CLKINR} | 1.0 | — | 2.0 | ns | 5 |
| Fall time QE_1588_CLK (80%-20%) | t _{T1588CLKINF} | 1.0 | — | 2.0 | ns | 5 |
| QE_1588_CLK_OUT clock period | t _{T1588CLKOUT} | 2 × t _{T1588CLK} | — | — | ns | — |
| QE_1588_CLK_OUT duty cycle | t _{T1588CLKOTH} / t _{T1588CLKOUT} | 30 | 50 | 70 | % | — |
| QE_1588_PPS_OUT | t _{T1588OV} | 0.5 | — | 4.0 | ns | — |



Table 45. HDLC, BISYNC, and Transparent AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

| Characteristic | Symbol ¹ | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| Inputs—External clock input setup time | t _{HEIVKH} | 4 | _ | ns | |
| Inputs—Internal clock input hold time | t _{нихкн} | 0 | _ | ns | _ |
| Inputs—External clock input hold time | t _{HEIXKH} | 1.3 | | ns | |

Notes:

 The symbols used for timing specifications follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
</sub>

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following table provides the input and output AC timing specifications for the synchronous UART protocols.

Table 46. Synchronous UART AC Timing Specifications

For recommended operating conditions, see Table 3

| Characteristic | Symbol ¹ | Min | Мах | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| Outputs—Internal clock delay | t _{HIKHOV} | 0 | 11 | ns | 2 |
| Outputs—External clock delay | t _{HEKHOV} | 1 | 14 | ns | 2 |
| Outputs—Internal clock high Impedance | ^t нікнох | 0 | 11 | ns | 2 |
| Outputs—External clock high Impedance | t _{HEKHOX} | 1 | 14 | ns | 2 |
| Inputs—Internal clock input setup time | t _{HIIVKH} | 10 | — | ns | _ |
| Inputs—External clock input setup time | t _{HEIVKH} | 8 | — | ns | _ |
| Inputs—Internal clock input hold time | t _{HIIXKH} | 0 | — | ns | _ |
| Inputs—External clock input hold time | t _{HEIXKH} | 1 | — | ns | _ |

Notes:

 The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following figure provides the AC test load.



Figure 35. AC Test Load



High-Speed SerDes Interfaces (HSSI)

Table 48. SD_REF_CLK and SD_REF_CLK Input Clock Requirements (continued)

At recommended operating conditions with ScoreVDD = $1.0 \text{ V} \pm 3\%$. and $1.1 \text{ V} \pm 3\%$

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|--|-----------------------|-----|-----|------|------|---------|
| Differential input high voltage | V _{IH} | 200 | | | mV | 4 |
| Differential input low voltage | V _{IL} | _ | _ | -200 | mV | 4 |
| Rising edge rate (SD <i>n_</i> REF_CLK) to falling edge rate (SD <i>n_</i> REF_CLK) matching | Rise-Fall Matching | | _ | 20 | % | 5, 6, 7 |

Notes:

- 1. Caution: Only 100 and 125 have been tested. In-between values will not work correctly with the rest of the system.
- 2. Limits from PCI Express CEM Rev 2.0
- 3. Measured from -200 mV to +200 mV on the differential waveform (derived from SD_REF_CLK minus SD_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 43.
- 4. Measurement taken from differential waveform
- 5. Measurement taken from single-ended waveform
- 6. Matching applies to rising edge for SD_REF_CLK and falling edge rate for SD_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SD_REF_CLK rising meets SD_REF_CLK falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD_REF_CLK must be compared to the fall edge rate of SD_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 44.

7. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing



Figure 43. Differential Measurement Points for Rise and Fall Time



Figure 44. Single-Ended Measurement Points for Rise and Fall Time Matching



2.10.2.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 Gb/s.

The following table defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 49. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output DC Specifications

At recommended operating conditions with XV_{DD} = 1.0 V \pm 3%. and 1.1 V \pm 3%

| Parameter | Symbol | Min | Тур | Max | Unit | Comments |
|---|--------------------------|-----|--|------|------|--|
| Differential peak-to-peak output voltage | V _{TX-DIFFp-p} | 800 | 1000 ² / 1100 ³ | 1200 | mV | $V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $ See note 1. |
| De-emphasized differential output voltage (ratio) | V _{TX-DE-RATIO} | 3.0 | 3.5 | 4.0 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1. |
| DC differential TX impedance | Z _{TX-DIFF-DC} | 80 | 100 | 120 | Ω | TX DC Differential mode Low Impedance |
| Transmitter DC impedance | Z _{TX-DC} | 40 | 50 | 60 | Ω | Required TX D+ as well as D- DC Impedance during all states |

Note:

1. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 46 and measured over any 250 consecutive TX UIs.

2. Typ-V_{TX-DIFFp-p} with $XV_{DD} = 1.0 V$

3. Typ-V_{TX-DIFFp-p} with $XV_{DD} = 1.1 V$

2.10.2.2 PCI Express DC Physical Layer Receiver Specifications

This section discusses the PCI Express DC physical layer receiver specifications for 2.5 Gb/s

The following table defines the DC specifications for the PCI Express (2.5 Gb/s) differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 50. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input DC Specifications

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%

| Parameter | Symbol | Min | Тур | Max | Unit | Comments |
|---|-------------------------|-----|-----|------|------|--|
| Differential input peak-to-peak voltage | V _{RX-DIFFp-p} | 175 | _ | 1200 | mV | $V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D} $. See note 1. |
| DC differential input impedance | Z _{RX-DIFF-DC} | 80 | 100 | 120 | Ω | RX DC Differential mode impedance. See Note 2. |



Serial RapidIO (SRIO)

2.11.4.2 AC Requirements for Serial RapidIO Transmitter

The following table defines the transmitter AC specifications for the Serial RapidIO. The AC timing specifications do not include RefClk jitter

Table 55. SRIO Transmitter AC Timing Specifications

At recommended operating conditions with XV_{DD} = 1.0 V \pm 3%. and 1.1 V \pm 3%

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|----------------------------|----------------|--------------|---------|--------------|--------|-------|
| Deterministic jitter | J _D | — | — | 0.17 | UI p-p | — |
| Total jitter | J _T | — | — | 0.35 | UI p-p | — |
| Unit Interval: 1.25 GBaud | UI | 800 – 100ppm | 800 | 800 + 100ppm | ps | — |
| Unit Interval: 2.5 GBaud | UI | 400 – 100ppm | 400 | 400 + 100ppm | ps | — |
| Unit Interval: 3.125 GBaud | UI | 320 – 100ppm | 320 | 320 + 100ppm | ps | — |

The following table defines the receiver AC specifications for Serial RapidIO. The AC timing specifications do not include RefClk jitter.

Table 56. SRIO Receiver AC Timing Specifications

At recommended operating conditions with ScoreVDD = $1.0 \text{ V} \pm 3\%$. and $1.1 \text{ V} \pm 3\%$.

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|--|-----------------|--------------|---------|-------------------|--------|-------|
| Deterministic jitter tolerance | J _D | 0.37 | _ | — | UI p-p | 1, 3 |
| Combined deterministic and random jitter tolerance | J _{DR} | 0.55 | _ | — | UI p-p | 1, 3 |
| Total jitter tolerance ² | J _T | 0.65 | _ | — | UI p-p | 1, 3 |
| Bit error rate | BER | — | — | 10 ⁻¹² | _ | _ |
| Unit Interval: 1.25 GBaud | UI | 800 – 100ppm | 800 | 800 + 100ppm | ps | — |
| Unit Interval: 2.5 GBaud | UI | 400 – 100ppm | 400 | 400 + 100ppm | ps | _ |
| Unit Interval: 3.125 GBaud | UI | 320 – 100ppm | 320 | 320 + 100ppm | ps | — |

Notes:

1. Measured at receiver

2. Total jitter is composed of three components: deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 48. The sinusoidal jitter component is included to ensure margin for low-frequency jitter, wander, noise, crosstalk, and other variable system effects.

3. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing



2.15.2.2 Enhanced Local Bus AC Timing Specifications for PLL Enable Mode

For PLL enable mode, all timings are relative to the rising edge of LSYNC_IN.

The following table describes the timing specifications of the enhanced local bus interface at $BV_{DD} = 3.3 \text{ V}$, 2.5 V and 1.8 V for PLL enable mode.

Table 66. Enhanced Local Bus Timing Specifications (BV_{DD} = 3.3 V 2.5 V and 1.8 V) —PLL Enabled Mode

For recommended operating conditions, see Table 3

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|---|-------------------------------------|--|-----|--|-------|
| Enhanced local bus cycle time | t _{LBK} | 7.5 | 12 | ns | _ |
| Enhanced local bus duty cycle | t _{LBKH/} t _{LBK} | 45 | 55 | % | 5 |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT | t _{LBKSKEW} | — | 680 | ps | 2 |
| Input setup | t _{LBIVKH} | 2 | — | ns | — |
| Input hold | t _{LBIXKH} | 1.0 | _ | ns | _ |
| Output delay (Except LALE) | t _{LBKHOV} | — | 3.8 | ns | _ |
| Output hold (Except LALE) | t _{LBKHOX} | 0.6 | _ | ns | _ |
| Enhanced local bus clock to output high impedance for LAD/LDP | t _{LBKHOZ} | _ | 3.8 | ns | 3 |
| LALE output negation to LAD/LDP output transition (LATCH hold time) | t _{lbonot} | 1 – 0.475 ns (LBCR[AHD]=0) ½ – 0.475 ns (LBCR[AHD] = 1) | _ | eLBC controller clock cycle (= 1 platform clock cycle in ns) | 4 |

Notes:

1. All signals are measured from $BV_{DD}/2$ of the rising edge of LSYNC_IN to $BV_{DD}/2$ of the signal in question.

2. Skew measured between different LCLK signals at BV_{DD}/2.

3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 4. t_{LBONOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBONOT} is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle. The eLBC controller clock refers to the internal clock that runs the local bus controller, not the external LCLK. LCLK cycle = eLBC controller clock cycle × LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.



Enhanced Secure Digital Host Controller (eSDHC)

The following figure shows how the AC timing diagram applies to GPCM in PLL bypass mode. The same principle applies to UPM and FCM.



¹ t_{addr} is programmable and determined by LCRR[EADC] and ORx[EAD].

² t_{arcs}, t_{awcs}, t_{aoe}, t_{rc}, t_{oen}, t_{awe}, t_{wc}, t_{wen} are determined by ORx. Refer to the MPC8569E reference manual.

Figure 60. GPCM Output Timing Diagram (PLL Bypass Mode)

2.16 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface of the MPC8569E.

2.16.1 eSDHC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the eSDHC interface of the MPC8569E.

Table 68. eSDHC Interface DC Electrical Characteristics

| Characteristic | Symbol | Condition | | | | | |
|--|--------|-----------|--|--|--|--|--|
| At recommended operating conditions with $OV_{DD} = 3.3 V$ | | | | | | | |

| Characteristic | Symbol | Condition | Min | Max | Unit | Notes |
|---------------------|-----------------|--|--------------------------------------|------------------------|------|-------|
| Input high voltage | V _{IH} | — | $0.625 \times \text{OV}_{\text{DD}}$ | — | V | 1 |
| Input low voltage | V _{IL} | — | — | $0.25\times OV_{DD}$ | V | 1 |
| Output high voltage | V _{OH} | I _{OH} = −100 μA at OV _{DD} min | $0.75 \times OV_{DD}$ | _ | V | _ |
| Output low voltage | V _{OL} | I _{OL} = 100 μA at OV _{DD} min | | $0.125 \times OV_{DD}$ | V | _ |



The following figure provides the eSDHC clock input timing diagram.



Figure 61. eSDHC Clock Input Timing Diagram

The following figure provides the data and command input/output timing diagram.



VM = Midpoint Voltage (OV_{DD}/2)

Figure 62. eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock

2.17 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8569E.

2.17.1 Timers DC Electrical Characteristics

The following table provides the timers DC electrical characteristics.

```
Table 70. Timers DC Electrical Characteristics
```

For recommended operating conditions, see Table 3

| Parameter | Symbol | Min | Мах | Unit | Notes |
|---|-----------------|-----|-----|------|-------|
| Input high voltage | V _{IH} | 2 | — | V | 1 |
| Input low voltage | V _{IL} | — | 0.8 | V | 1 |
| Input current (OVIN = 0 V or OVIN = OVDD) | I _{IN} | — | ±40 | μΑ | 2 |
| Output high voltage (OV_{DD} = min, I_{OH} = -2 mA) | V _{OH} | 2.4 | — | V | — |
| Output low voltage (OV _{DD} = min, I _{OL} = 2 mA) | V _{OL} | — | 0.4 | V | — |

Note:

1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.

2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.



2.17.2 Timers AC Timing Specifications

The following table provides the timers input and output AC timing specifications.

Table 71. Timers Input AC Timing Specifications

For recommended operating conditions, see Table 3

| Parameter | Symbol | Тур | Unit | Notes |
|-----------------------------------|--------------------|-----|------|-------|
| Timers inputs—minimum pulse width | t _{TIWID} | 20 | ns | 1, 2 |

Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs must be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation.

The following figure provides the AC test load for the timers.



Figure 63. Timers AC Test Load

2.18 **Programmable Interrupt Controller (PIC)**

This section describes the DC and AC electrical specifications for the PIC of the MPC8569E.

2.18.1 PIC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the external interrupt pins $\overline{IRQ}[0:6]$, $\overline{IRQ}[8:11]$ and \overline{IRQ}_{OUT} of the PIC, as well as the port interrupts of the QUICC Engine block.

Table 72. PIC DC Electrical Characteristics

For recommended operating conditions, see Table 3

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|-----------------|-----|-----|------|-------|
| Input high voltage | V _{IH} | 2 | _ | V | 1 |
| Input low voltage | V _{IL} | — | 0.8 | V | 1 |
| Input current ($OV_{IN} = 0$ V or $OV_{IN} = OV_{DD}$) | I _{IN} | — | ±40 | μΑ | 2 |
| Output high voltage ($OV_{DD} = min, I_{OH} = -2 mA$) | V _{OH} | 2.4 | _ | V | — |
| Output low voltage ($OV_{DD} = min, I_{OL} = 2 mA$) | V _{OL} | | 0.4 | V | _ |

Note:

1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.

2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.



Table 75. SPI AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

| Parameter | Symbol ¹ | Min | Max | Unit | Note |
|--|---------------------|-----|-----|------|------|
| SPI inputs—Master mode (internal clock) input setup time | t _{NIIVKH} | 4 | _ | ns | — |
| SPI inputs—Master mode (internal clock) input hold time | t _{NIIXKH} | 0 | _ | ns | _ |
| SPI inputs—Slave mode (external clock) input setup time | t _{NEIVKH} | 4 | _ | ns | _ |
| SPI inputs—Slave mode (external clock) input hold time | t _{NEIXKH} | 2 | — | ns | — |

Note:

¹ The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).}

2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following figure provides the AC test load for the SPI.





Figure 65 and Figure 66 represent the AC timing from Table 75. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

The following figure shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.





4.2 Mechanical Dimensions of the FC-PBGA with Full Lid

The following figure shows the mechanical dimensions and bottom surface nomenclature for the MPC8569E FC-PBGA package with full lid.



Notes:

¹All dimensions are in millimeters.

²Dimensions and tolerances per ASME Y14.5M-1994.

³Maximum solder ball diameter measured parallel to datum A.

⁴Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

⁵Parallelism measurement shall exclude any effect of mark on top surface of package.

⁶All dimensions are symmetric across the package center lines unless dimensioned otherwise.

 $^7 29.2 \ \text{mm}$ maximum package assembly (lid and laminate) x and y.

Figure 75. MPC8569E FC-PBGA Package with Full Lid