

Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC e500v2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	800MHz
Co-Processors/DSP	Communications; QUICC Engine, Security; SEC
RAM Controllers	DDR2, DDR3, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (8), 1Gbps (4)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.0V, 1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8569evtankgb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
D1_MCKE2	C17	0	GV _{DD}	_
D1_MCKE3	A16	0	GV _{DD}	_
D1_MCS0	D17	0	GV _{DD}	_
D1_MCS1	K16	0	GV _{DD}	_
D1_MCS2	K20	0	GV _{DD}	_
D1_MCS3	G16	0	GV _{DD}	_
D1_MDIC0	A20	I/O	GV _{DD}	27
D1_MDIC1	A17	I/O	GV _{DD}	27
D1_MDM0	A27	I/O	GV _{DD}	_
D1_MDM1	E27	I/O	GV _{DD}	_
D1_MDM2	J27	I/O	GV _{DD}	_
D1_MDM3	A23	I/O	GV _{DD}	_
D1_MDM8	E22	I/O	GV _{DD}	_
D1_MDQ0	C28	I/O	GV _{DD}	_
D1_MDQ1	C27	I/O	GV _{DD}	_
D1_MDQ2	C25	I/O	GV _{DD}	_
D1_MDQ3	B25	I/O	GV _{DD}	_
D1_MDQ4	B28	I/O	GV _{DD}	_
D1_MDQ5	A28	I/O	GV _{DD}	_
D1_MDQ6	A26	I/O	GV _{DD}	_
D1_MDQ7	A25	I/O	GV _{DD}	_
D1_MDQ8	G28	I/O	GV _{DD}	_
D1_MDQ9	G27	I/O	GV _{DD}	_
D1_MDQ10	G25	I/O	GV _{DD}	_
D1_MDQ11	F25	I/O	GV _{DD}	_
D1_MDQ12	F28	I/O	GV _{DD}	_
D1_MDQ13	E28	I/O	GV _{DD}	_
D1_MDQ14	E26	I/O	GV _{DD}	_
D1_MDQ15	E25	I/O	GV _{DD}	_
D1_MDQ16	L27	I/O	GV _{DD}	_
D1_MDQ17	L26	I/O	GV _{DD}	_
D1_MDQ18	K23	I/O	GV _{DD}	_
D1_MDQ19	K25	I/O	GV _{DD}	_
D1_MDQ20	K28	I/O	GV _{DD}	_
D1_MDQ21	J28	I/O	GV _{DD}	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
QE_PA19	P1	I/O	OV _{DD}	_
QE_PA20	M5	I/O	LV _{DD} 2	_
QE_PA21	N5	I/O	LV _{DD} 2	_
QE_PA22	L4	I/O	LV _{DD} 2	_
QE_PA23	M4	I/O	LV _{DD} 2	
QE_PA24	N1	I/O	OV _{DD}	_
QE_PA25	R1	I/O	OV _{DD}	_
QE_PA26	N4	I/O	LV _{DD} 2	_
QE_PA27	T1	I/O	OV_DD	
QE_PA28	N2	I/O	OV_{DD}	_
QE_PA29	P6	I/O	LV _{DD} 1	
QE_PA30	U6	I/O	LV _{DD} 1	
QE_PA31	T5	I/O	LV _{DD} 1	
QE_PB0	R5	I/O	LV _{DD} 1	_
QE_PB1	P5	I/O	LV _{DD} 1	_
QE_PB2	V6	I/O	OV_DD	
QE_PB3	Т3	I/O	LV _{DD} 1	_
QE_PB4	U3	I/O	LV _{DD} 1	_
QE_PB5	U4	I/O	LV _{DD} 1	
QE_PB6	U5	I/O	LV _{DD} 1	_
QE_PB7	V3	I/O	OV_DD	11
QE_PB8	V4	I/O	OV_DD	
QE_PB9	P4	I/O	LV _{DD} 1	_
QE_PB10	V5	I/O	OV_DD	_
QE_PB11	W11	I/O	OV_DD	_
QE_PB12	L11	I/O	LV _{DD} 2	_
QE_PB13	M11	I/O	LV _{DD} 2	_
QE_PB14	N11	I/O	LV _{DD} 2	_
QE_PB15	P11	I/O	LV _{DD} 2	_
QE_PB16	P10	I/O	LV _{DD} 2	_
QE_PB17	P2	I/O	OV_DD	_
QE_PB18	L10	I/O	LV _{DD} 2	_
QE_PB19	M9	I/O	LV _{DD} 2	_
QE_PB20	N9	I/O	LV _{DD} 2	_
QE_PB21	P9	I/O	LV _{DD} 2	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
V_{DD}	Y12	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	Y14	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	Y18	1.0-V/1.1-V core power supply	V _{DD}	_
BV _{DD}	AC15	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AC17	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AC19	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AC21	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF15	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF17	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF19	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF21	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
GV _{DD}	B12	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B16	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B19	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B2	1.8-/1.5-V DDR power supply	GV _{DD}	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GND	N16	_	_	
GND	N18	_	_	
GND	N24	_	_	
GND	N7	_	_	
GND	P13	_	_	_
GND	P17	_	_	
GND	P19	_	_	
GND	P27	_	_	
GND	P28	_	_	
GND	R12	_	_	
GND	R14	_	_	_
GND	R16	_	_	_
GND	R18	_	_	_
GND	T13	_	_	_
GND	T15	_	_	_
GND	T17	_	_	_
GND	T19	_	_	_
GND	T4	_	_	_
GND	T6	_	_	
GND	Т9	_	_	_
GND	U12	_	_	
GND	U14	_	_	
GND	U16	_	_	_
GND	U18	_	_	_
GND	U22	_	_	_
GND	V13	_	_	_
GND	V15	_	_	_
GND	V17	_	_	_
GND	V19	_	_	_
GND	W12	_	_	_
GND	W14	_	_	_
GND	W16	_	_	_
GND	W18	_	_	_
GND	Y6	_	_	_
GND	Y10	_	_	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2




Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GND	Y13	_	_	_
GND	Y15	_	_	_
GND	Y16	_	_	_
GND	Y17	_	_	_
GND	Y19	_	_	
GND	V20	_	_	_
GND	T20	_	_	_
GND	W20	_	_	_
GND	Y20	_	_	_
SENSEVSS	P15	Ground sense	_	13
SCOREGND	AA27	SerDes Core Logic GND	_	
SCOREGND	AB26	SerDes Core Logic GND	_	
SCOREGND	AC28	SerDes Core Logic GND	_	_
SCOREGND	R28	SerDes Core Logic GND	_	_
SCOREGND	T26	SerDes Core Logic GND	_	_
SCOREGND	U27	SerDes Core Logic GND	_	_
SCOREGND	V25	SerDes Core Logic GND	_	_
SCOREGND	W28	SerDes Core Logic GND	_	_
SCOREGND	Y26	SerDes Core Logic GND	_	_
XGND	AA24	SerDes Transceiver Pad GND	_	_
XGND	AB22	SerDes Transceiver Pad GND	_	_
XGND	AB25	SerDes Transceiver Pad GND	_	_
XGND	AC23	SerDes Transceiver Pad GND	_	_
XGND	R24	SerDes Transceiver Pad GND	_	_



The following figure shows the undershoot and overshoot voltages at the interfaces of the MPC8569E.



1. Note that t_{CLOCK} refers to the clock period associated with the respective interface:

For I²C and JTAG, t_{CLOCK} references SYSCLK.

For DDR, t_{CLOCK} references Dn_MCK.

For eLBC, t_{CLOCK} references LCLKn

For eLBC, t_{CLOCK} references LCLKn

For SerDEs XV_{DD}, t_{CLOCK} references SD_REF_CLK.

Figure 7. Overshoot/Undershoot Voltage for BV_{DD}/GV_{DD}/LV_{DD}/OV_{DD}/XV_{DD}

The core voltage must always be provided at nominal 1.0 or 1.1 V. See Table 3 for actual recommended core voltage. Voltage to the processor interface I/Os is provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. (B,M,L,O)V_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 and DDR3 SDRAM interface uses differential receivers referenced by the externally supplied Dn_MVREF signal (nominally set to $GV_{DD}/2$) as is appropriate for the SSTL_1.8 electrical signaling standard for DDR2 or 1.5-V electrical signaling for DDR3. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.



Input Clocks

The following table provides the system clock (SYSCLK) AC timing specifications.

Table 10. SYSCLK AC Timing Specifications

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	66	_	133	MHz	1, 2
SYSCLK cycle time	t _{SYSCLK}	7.5	_	15.15	ns	1, 2
SYSCLK duty cycle	t _{KHK} / tsysclk/ddrclk	40	_	60	%	2
SYSCLK slew rate	_	1	_	4	V/ns	3
SYSCLK peak period jitter	_	_	_	± 150	ps	_
SYSCLK jitter phase noise at -56 dBc	_	_	_	500	KHz	4
AC Input Swing Limits at 3.3 V OV _{DD}	ΔV_{AC}	1.9	_	_	V	_

Notes:

- Caution: The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency do not exceed their respective maximum or minimum operating frequencies.
- 2. Measured at the rising edge and/or the falling edge at OV_{DD}/2.
- 3. Slew rate as measured from $\pm 0.3~\Delta V_{\mbox{AC}}$ at the center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

2.3.1 Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content. The jitter specification given in below table considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter should meet the MPC8569E input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns; the MPC8569E is compatible with spread spectrum sources if the recommendations listed in the following table are observed.

Table 11. Spread Spectrum Clock Source Recommendations

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter	Min	Max	Unit	Notes
Frequency modulation	_	60	kHz	_
Frequency spread	_	1.0	%	1, 2

Notes:

- 1. SYSCLK frequencies that result from frequency spreading and the resulting core frequency must meet the minimum and maximum specifications given in Table 10.
- 2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device.

CAUTION

The processor's minimum and maximum SYSCLK and core frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated e500 core frequency should avoid violating the stated limits by using down-spreading only.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Ethernet Interface

2.6.3.1.2 GMII Receive AC Timing Specifications

The following table provides the GMII receive AC timing specifications.

Table 26. GMII Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
RX_CLK clock period	t _{GRX}	7.5	_	_	ns	1
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	35	_	65	%	2
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	_	_	ns	_
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{GRDXKH}	0.2	_	_	ns	_
RX_CLK clock rise time (20%–80%)	t _{GRXR}	_	_	1.0	ns	2
RX_CLK clock fall time (80%–20%)	t _{GRXF}	_	_	1.0	ns	2

Note:

- 1. The frequency of RX_CLK should not exceed frequency of gigabit Ethernet reference clock by more than 300 ppm
- 2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing

The following figure provides the GMII AC test load.




Figure 13. GMII AC Test Load

The following figure shows the GMII receive AC timing diagram.




Figure 14. GMII Receive AC Timing Diagram

2.6.3.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.



The following figure shows the RGMII and RTBI AC timing and multiplexing diagrams.




Figure 26. RGMII and RTBI AC Timing and Multiplexing Diagrams

2.6.4 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of MPC8569E as shown in Figure 27, where C_{TX} is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features $50-\Omega$ output impedance. Each input of the SerDes receiver differential pair features $50-\Omega$ on-die termination to GND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 45.

2.6.4.1 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

2.6.4.1.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 2.9.2.3, "DC Level Requirement for SerDes Reference Clocks."

Freescale Semiconductor 65

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



HDLC, BISYNC, Transparent, and Synchronous UART Interfaces

Table 45. HDLC, BISYNC, and Transparent AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Characteristic	Symbol ¹ Min		Max	Unit	Notes
Inputs—External clock input setup time	t _{HEIVKH}	4	_	ns	_
Inputs—Internal clock input hold time	t _{HIIXKH}	0	_	ns	_
Inputs—External clock input hold time	t _{HEIXKH}	1.3	_	ns	

Notes:

- 1. The symbols used for timing specifications follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following table provides the input and output AC timing specifications for the synchronous UART protocols.

Table 46. Synchronous UART AC Timing Specifications

For recommended operating conditions, see Table 3

Characteristic	Symbol ¹	Min	Max	Unit	Notes
Outputs—Internal clock delay	t _{HIKHOV}	0	11	ns	2
Outputs—External clock delay	t _{HEKHOV}	1	14	ns	2
Outputs—Internal clock high Impedance	t _{HIKHOX}	0	11	ns	2
Outputs—External clock high Impedance	t _{HEKHOX}	1	14	ns	2
Inputs—Internal clock input setup time	t _{HIIVKH}	10	_	ns	_
Inputs—External clock input setup time	t _{HEIVKH}	8	_	ns	_
Inputs—Internal clock input hold time	t _{HIIXKH}	0	_	ns	_
Inputs—External clock input hold time	t _{HEIXKH}	1	_	ns	_

Notes:

- 1. The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following figure provides the AC test load.




Figure 35. AC Test Load

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



GPIO

2.13 **GPIO**

This section describes the DC and AC electrical characteristics for the GPIO interface.

2.13.1 GPIO DC Electrical Characteristics

The following table provides the DC electrical characteristics for the GPIO interface when operating from a 3.3 V supply

Table 59. GPIO DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max OV_{IN} respective values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.13.2 GPIO AC Timing Specifications

The following table provides the GPIO input and output AC timing specifications.

Table 60. GPIO Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Unit	Notes
GPIO inputs—minimum pulse width	t _{PIWID}	20	ns	1

Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs must be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} to ensure proper operation.

The following figure provides the AC test load for the GPIO.




Figure 51. GPIO AC Test Load



JTAG Controller

Table 62. JTAG AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
Input hold times	t _{JTDXKH}	10	_	ns	_
Output valid times: Boundary-scan data TDC			15 10	ns	3
Output hold times	t _{JTKLDX}	0	_	ns	3

Notes:

- 1. The symbols used for timing specifications follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 4. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing

The following figure provides the AC test load for TDO and the boundary-scan outputs of the device.




Figure 52. AC Test Load for the JTAG Interface

The following figure provides the JTAG clock input timing diagram.




Figure 53. JTAG Clock Input Timing Diagram

The following figure provides the TRST timing diagram.




Figure 54. TRST Timing Diagram

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Enhanced Local Bus Controller

The following table provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 2.5 \text{ V DC}$.

Table 64. Enhanced Local Bus DC Electrical Characteristics (2.5 V DC)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.70	_	٧	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, $I_{OH} = -1 \text{ mA}$)	V _{OH}	2.0	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 1 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3
- 2. The symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Section 2.1.1.1, "Recommended Operating Conditions."

The following table provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 1.8 \text{ V DC}$.

Table 65. Enhanced Local Bus DC Electrical Characteristics (1.8 V DC)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.25	-	V	1
Input low voltage	V _{IL}	_	0.6	٧	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, $I_{OH} = -0.5 \text{ mA}$)	V _{OH}	1.35	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3
- 2. The symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Section 2.1.1.1, "Recommended Operating Conditions."

2.15.2 Enhanced Local Bus AC Electrical Specifications

This section describes the AC timing specifications for the enhanced local bus interface.

2.15.2.1 Test Condition

The following figure provides the AC test load for the enhanced local bus.




Figure 56. Enhanced Local Bus AC Test Load

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Enhanced Local Bus Controller

The following figure shows the AC timing diagram for PLL-enabled mode.




Figure 57. Local Bus AC Timing Diagram (PLL Enabled)


The above figure applies to all three controllers that eLBC supports: GPCM, UPM and FCM.

For input signals, the AC timing data is used directly for all three controllers.



For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by t_{acs} (0, $\frac{1}{4}$, $\frac{1}{2}$, 1, 1 + $\frac{1}{4}$, 1 + $\frac{1}{2}$, 2, 3 cycles), so the final delay is $t_{acs} + t_{LBKHOV}$.

The following figure shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.



 t_{addr} is programmable and determined by LCRR[EADC] and ORx[EAD].

Figure 58. GPCM Output Timing Diagram (PLL Enabled)

2.15.2.3 **Enhanced Local Bus AC Timing Specifications for PLL Bypass Mode**

All output signal timings are relative to the falling edge of any LCLKs for PLL bypass mode. The external circuit must use the rising edge of the LCLKs to latch the data.

All input timings except LUPWAIT/LFRB are relative to the rising edge of LCLKs. LUPWAIT/LFRB are relative to the falling edge of LCLKs.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2 105 Freescale Semiconductor

 $t_{arcs}, t_{awcs}, t_{aoe}, t_{rc}, t_{oen}, t_{awe}, t_{wc}, t_{wen}$ are determined by ORx. Refer to reference manual.



Enhanced Local Bus Controller

The following table describes the timing specifications of the enhanced local bus interface at $BV_{DD} = 3.3$, 2.5, and 1.8 V DC with PLL disabled.

Table 67. Enhanced Local Bus Timing Specifications (BV_{DD} = 3.3 V, 2.5 V, and 1.8 V)—PLL Bypassed For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
Enhanced local bus cycle time	t _{LBK}	12	_	ns	_
Enhanced local bus duty cycle	t _{LBKH} /t _{LBK}	45	55	%	6
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t _{LBKSKEW}	_	150	ps	2
Input setup (except LUPWAIT/LFRB)	t _{LBIVKH}	6.5	_	ns	_
Input hold (except LUPWAIT/LFRB)	t _{LBIXKH}	1	_	ns	_
Input setup (for LUPWAIT/LFRB)	t _{LBIVKL}	6.5	_	ns	_
Input hold (for LUPWAIT/LFRB)	t _{LBIXKL}	1	_	ns	_
Output delay (Except LALE)	t _{LBKLOV}	_	1.5	ns	_
Output hold (Except LALE)	t _{LBKLOX}	-3.5	_	ns	5
Enhanced local bus clock to output high impedance for LAD/LDP	t _{LBKLOZ}	_	2	ns	3
LALE output negation to LAD/LDP output transition (LATCH hold time)	[†] LBONOT	1 - 1 ns $(LBCR[AHD] = 0)$ $1/2 - 1 ns$ $(LBCR[AHD] = 1)$	_	eLBC controller clock cycle (=1 platform clock cycle in ns)	4

Notes:

- 1. All signals are measured from $BV_{DD}/2$ of rising/falling edge of LCLK to $BV_{DD}/2$ of the signal in question.
- 2. Skew measured between different LCLK signals at BV_{DD}/2.
- 3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. t_{LBONOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBONOT} is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not the external LCLK. LCLK cycle = eLBC controller clock cycle × LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.
- 5. Output hold is negative. This means that output transition happens earlier than the falling edge of LCLK.
- 6. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



SPI Interface

2.18.2 PIC AC Timing Specifications

The following table provides the PIC input and output AC timing specifications.

Table 73. PIC Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
PIC inputs—minimum pulse width	t _{PIWID}	3		SYSCLK	1

Note:

1. PIC inputs and outputs are asynchronous to any visible clock. PIC outputs must be synchronized before use by any external synchronous logic. PIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working in edge-triggered mode.

2.19 SPI Interface

This section describes the SPI DC and AC electrical specifications of the MPC8569E.

2.19.1 SPI DC Electrical Characteristics

The following table provides the SPI DC electrical characteristics.

Table 74. SPI DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.19.2 SPI AC Timing Specifications

The following table and provide the SPI input and output AC timing specifications.

Table 75. SPI AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Note
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}	_	6	ns	2
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5	_	ns	2
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}	_	9	ns	2
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2	_	ns	2



Table 75. SPI AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Note
SPI inputs—Master mode (internal clock) input setup time	t _{NIIVKH}	4	_	ns	_
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0	_	ns	_
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4	_	ns	_
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2	_	ns	_

Note:

- The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following figure provides the AC test load for the SPI.





Figure 64. SPI AC Test Load

Figure 65 and Figure 66 represent the AC timing from Table 75. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

The following figure shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 65. SPI AC Timing in Slave Mode (External Clock) Diagram



Thermal Management Information

3.3 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in the following figure. The heat sink must be attached to the printed-circuit board with the spring force centered over the package. This spring force should not exceed 10 pounds force (45 Newtons).




Figure 73. Package Exploded Cross-Sectional View

The system board designer can choose among several types of commercially-available heat sinks to determine the appropriate one to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

3.3.1 Internal Package Conduction Resistance


For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance



5.2 Part Marking

Parts are marked as the example shown in the following figure.



FU-I

Notes:

MPC8569xxxxxx is the orderable part number.

MMMMM is the mask number.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

ATWLYYWW is the traceability code.

Figure 76. Part Marking for FC-PBGA Device

6 Product Documentation

The following documents are required for a complete description of the device and are needed to design properly with the part.

- MPC8569E PowerQUICC III Integrated Processor Reference Manual (document number: MPC8569ERM)
- e500 PowerPC Core Reference Manual (document number: E500CORERM)
- QUICC Engine Block Reference Manual with Protocol Interworking (document number: QEIWRM)

7 Document Revision History

The following table provides a revision history for this document.

Table 85. Document Revision History

Revision	Date	Substantive Change(s)
2	10/2013	Added footnote 5 and added new VJ package description in Table 84, "Device Nomenclature.
1	02/2012	 In Table 1, "MPC8569E Pinout Listing," updated pin U20 from Reserved to THERM1 (internal thermal diode anode) and pin U21 from Reserved to THERM0 (internal thermal diode cathode). Removed note 9 and added note 32 to pins U20 and U21. In Table 38, "SGMII Transmit AC Timing Specifications," updated min and typical values for the AC coupling capacitor parameter. In Table 48, "SD_REF_CLK and SD_REF_CLK Input Clock Requirements," removed the condition that the reference clock duty cycle should be measured at 1.6 V. Added Section 2.6.5.1, "QUICC Engine Block IEEE 1588 DC Specifications." Added Section 3.3.3, "Temperature Diode."
0	06/2011	Initial public release

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2