# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Obsolete
PowerPC e500v2
1 Core, 32-Bit
1.067GHz
Communications; QUICC Engine
DDR2, DDR3, SDRAM
No
-
10/100Mbps (8), 1Gbps (4)
-
USB 2.0 (1)
1.0V, 1.5V, 1.8V, 2.5V, 3.3V
0°C ~ 105°C (TA)
-
783-BBGA, FCBGA
783-FCPBGA (29x29)
https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8569vtaqljb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Ball Layout Diagrams**

The following figure provides detailed view D of the MPC8569E 783-pin BGA ball map diagram.





Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
D2_MDIC0	J2	I/O	GV <sub>DD</sub>	27
D2_MDIC1	L2	I/O	GV <sub>DD</sub>	27
D2_MDM0/D1_MDM4	A13	I/O	GV <sub>DD</sub>	
D2_MDM1/D1_MDM5	D13	I/O	GV <sub>DD</sub>	
D2_MDM2/D1_MDM6	G14	I/O	GV <sub>DD</sub>	
D2_MDM3/D1_MDM7	A9	I/O	GV <sub>DD</sub>	_
D2_MDM8	E8	I/O	GV <sub>DD</sub>	_
D2_MDQ0/D1_MDQ32	B14	I/O	GV <sub>DD</sub>	
D2_MDQ1/D1_MDQ33	C14	I/O	GV <sub>DD</sub>	_
D2_MDQ2/D1_MDQ34	C11	I/O	GV <sub>DD</sub>	_
D2_MDQ3/D1_MDQ35	B11	I/O	GV <sub>DD</sub>	
D2_MDQ4/D1_MDQ36	B15	I/O	GV <sub>DD</sub>	_
D2_MDQ5/D1_MDQ37	A14	I/O	GV <sub>DD</sub>	_
D2_MDQ6/D1_MDQ38	A12	I/O	GV <sub>DD</sub>	_
D2_MDQ7/D1_MDQ39	A11	I/O	GV <sub>DD</sub>	_
D2_MDQ8/D1_MDQ40	F14	I/O	GV <sub>DD</sub>	_
D2_MDQ9/D1_MDQ41	F13	I/O	GV <sub>DD</sub>	_
D2_MDQ10/D1_MDQ42	G11	I/O	GV <sub>DD</sub>	_
D2_MDQ11/D1_MDQ43	F11	I/O	GV <sub>DD</sub>	_
D2_MDQ12/D1_MDQ44	E14	I/O	GV <sub>DD</sub>	_
D2_MDQ13/D1_MDQ45	D14	I/O	GV <sub>DD</sub>	_
D2_MDQ14/D1_MDQ46	D12	I/O	GV <sub>DD</sub>	
D2_MDQ15/D1_MDQ47	E11	I/O	GV <sub>DD</sub>	_
D2_MDQ16/D1_MDQ48	J15	I/O	GV <sub>DD</sub>	_
D2_MDQ17/D1_MDQ49	J14	I/O	GV <sub>DD</sub>	_
D2_MDQ18/D1_MDQ50	K13	I/O	GV <sub>DD</sub>	_
D2_MDQ19/D1_MDQ51	J12	I/O	GV <sub>DD</sub>	
D2_MDQ20/D1_MDQ52	H15	I/O	GV <sub>DD</sub>	
D2_MDQ21/D1_MDQ53	G15	I/O	GV <sub>DD</sub>	
D2_MDQ22/D1_MDQ54	G13	I/O	GV <sub>DD</sub>	
D2_MDQ23/D1_MDQ55	H12	I/O	GV <sub>DD</sub>	—
D2_MDQ24/D1_MDQ56	C10	I/O	GV <sub>DD</sub>	
D2_MDQ25/D1_MDQ57	C8	I/O	GV <sub>DD</sub>	_
D2_MDQ26/D1_MDQ58	C7	I/O	GV <sub>DD</sub>	_
D2_MDQ27/D1_MDQ59	B7	I/O	GV <sub>DD</sub>	_



Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
TDI	P21	I	OV <sub>DD</sub>	26
TDO	P23	0	OV <sub>DD</sub>	25
TMS	N22	I	OV <sub>DD</sub>	26
TRST	P22	I	OV <sub>DD</sub>	26
	Programmable Interrupt Contro	oller		
IRQ0	R20	I	OV <sub>DD</sub>	—
IRQ1	T21	I	OV <sub>DD</sub>	—
IRQ2	R26	I	OV <sub>DD</sub>	—
IRQ3	R25	I	OV <sub>DD</sub>	—
IRQ4/MSRCID3	N20	I	OV <sub>DD</sub>	—
IRQ5/MSRCID4	R21	I	OV <sub>DD</sub>	—
IRQ6/MDVAL	R22	I	OV <sub>DD</sub>	—
IRQ_OUT	M20	0	OV <sub>DD</sub>	5, 6, 11
MCP	M22	I	OV <sub>DD</sub>	6
UDE	M21	I	OV <sub>DD</sub>	6
QUICC Engine Block				
QE_PA0	T11	I/O	LV <sub>DD</sub> 1	—
QE_PA1	U11	I/O	LV <sub>DD</sub> 1	—
QE_PA2	R11	I/O	LV <sub>DD</sub> 1	—
QE_PA3	U10	I/O	LV <sub>DD</sub> 1	—
QE_PA4	R10	I/O	LV <sub>DD</sub> 1	—
QE_PA5	V11	I/O	OV <sub>DD</sub>	—
QE_PA6	R9	I/O	LV <sub>DD</sub> 1	—
QE_PA7	U9	I/O	LV <sub>DD</sub> 1	—
QE_PA8	Т8	I/O	LV <sub>DD</sub> 1	—
QE_PA9	U8	I/O	LV <sub>DD</sub> 1	_
QE_PA10	V10	I/O	OV <sub>DD</sub>	—
QE_PA11	V9	I/O	OV <sub>DD</sub>	—
QE_PA12	R8	I/O	LV <sub>DD</sub> 1	—
QE_PA13	V8	I/O	OV <sub>DD</sub>	—
QE_PA14	P7	I/O	LV <sub>DD</sub> 2	—
QE_PA15	L6	I/O	LV <sub>DD</sub> 2	—
QE_PA16	M6	I/O	LV <sub>DD</sub> 2	—
QE_PA17	N6	I/O	LV <sub>DD</sub> 2	—
QE_PA18	L5	I/O	LV <sub>DD</sub> 2	—



0:		D' . T		
Signal	Package Pin Number	Pin Type	Power Supply	Note
V <sub>DD</sub>	P18	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	R13	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	R15	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	R17 1.0-V/1.1-V core V <sub>DD</sub> power supply		V <sub>DD</sub>	
V <sub>DD</sub>	R19	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	T12	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_
V <sub>DD</sub>	T14	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	V <sub>DD</sub> T16 1.0-V/1.1-V core V <sub>DD</sub> power supply		V <sub>DD</sub>	
V <sub>DD</sub>	T18	1.0-V/1.1-V core power supply	core V <sub>DD</sub> ply	
V <sub>DD</sub>	U13	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	U15	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	U17	1.0-V/1.1-V core power supply	.1-V core V <sub>DD</sub>	
V <sub>DD</sub>	U19	1.0-V/1.1-V core V <sub>DD</sub> power supply		
V <sub>DD</sub>	V12 1.0-V/1.1-V core V <sub>DD</sub> power supply			
V <sub>DD</sub>	V <sub>DD</sub> V14         1.0-V/1.1-V core power supply         V <sub>DD</sub>		V <sub>DD</sub>	
V <sub>DD</sub>	V <sub>DD</sub> V16 1.0-V/1.1-V core V <sub>DD</sub> power supply		V <sub>DD</sub>	
V <sub>DD</sub>	V18	1.0-V/1.1-V core power supply	V <sub>DD</sub>	
V <sub>DD</sub>	W13 1.0-V/1.1-V core V <sub>DD</sub> power supply			
V <sub>DD</sub>	W15	W15 1.0-V/1.1-V core V <sub>DD</sub> power supply		—
V <sub>DD</sub>	W17	1.0-V/1.1-V core power supply	V <sub>DD</sub>	—
V <sub>DD</sub>	W19	1.0-V/1.1-V core power supply	V <sub>DD</sub>	_



Table 1. MPC8569E Pinout Listing (continued)	Table 1.	MPC8569E	Pinout	Listing	(continued)
--	----------	----------	--------	---------	-------------

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
GV <sub>DD</sub>	B22	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	B26	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	B5	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	B8	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	C3	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	D1	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	D10	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	D15	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D18	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D24	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D27	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	D4	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		_
GV <sub>DD</sub>	E12	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F16	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F19	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	F2	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		_
GV <sub>DD</sub>	F22	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		_
GV <sub>DD</sub>	F26	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		
GV <sub>DD</sub>	F5	1.8-/1.5-V DDR power supply	.8-/1.5-V DDR power GV <sub>DD</sub> supply	
GV <sub>DD</sub>	F8	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	H10	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—



Pinout List

Table 1	. MPC8569E	Pinout Listi	ng (continued)
---------	------------	--------------	----------------

Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
GV <sub>DD</sub>	H13	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	H16	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	H2	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		_
GV <sub>DD</sub>	H20	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	
GV <sub>DD</sub>	H24	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	H27	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	H5	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	J19	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	J3	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	_
GV <sub>DD</sub>	K10	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	K11	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	Ι
GV <sub>DD</sub>	K18	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		Ι
GV <sub>DD</sub>	K22	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		Ι
GV <sub>DD</sub>	K26	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		Ι
GV <sub>DD</sub>	КЗ	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		_
GV <sub>DD</sub>	К4	1.8-/1.5-V DDR power GV <sub>DD</sub> supply		Ι
GV <sub>DD</sub>	К6	1.8-/1.5-V DDR power supply	-/1.5-V DDR power GV <sub>DD</sub> supply	
GV <sub>DD</sub>	К9	1.8-/1.5-V DDR power supply	8-/1.5-V DDR power GV <sub>DD</sub> supply	
GV <sub>DD</sub>	L15	1.8-/1.5-V DDR power supply	power GV <sub>DD</sub>	
GV <sub>DD</sub>	L21	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	—
GV <sub>DD</sub>	L23	1.8-/1.5-V DDR power supply	GV <sub>DD</sub>	



Signal <sup>1</sup>	Package Pin Number	Pin Type	Power Supply	Note
GND	AF11			
GND	AF2			
GND	AG15			_
GND	AG17	_	_	_
GND	AG19	_	_	_
GND	AG21	_	_	_
GND	AG24		_	
GND	AG7	_	_	_
GND	AH23		_	
GND	AH25	_	—	_
GND	B13		_	
GND	B17		—	
GND	B20		—	
GND	B23		_	
GND	B27		_	
GND	B3		_	
GND	B6		_	
GND	В9	_	—	
GND	C4			_
GND	D11			
GND	D16	_	—	
GND	D19	_	—	
GND	D2	_		_
GND	D25	_		
GND	D28	_	—	_
GND	D5	_	—	
GND	E13	_	—	_
GND	F17	_	—	
GND	F20	_	—	
GND	F23	_	—	
GND	F27	_	—	_
GND	F3	_	—	_
GND	F6		—	
GND	F9	_	—	
GND	H1		—	_



#### **Overall DC Electrical Characteristics**

	Characteristic	Symbol	Recommended Value	Unit	Notes
Core power supp	bly for SerDes transceiver	ScoreVDD	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
Pad power suppl	y for SerDes transceiver	XV <sub>DD</sub>	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
DDR2 and DDR3	3 DRAM I/O voltage	GV <sub>DD</sub>	1.8 V ± 90 mV 1.5 V ± 75 mV	V	4
QUICC Engine b	lock Ethernet interface I/O voltage	LV <sub>DD</sub> 1	3.3 V ± 165 mV 2.5 V ± 125 mV	V	—
QUICC Engine b	lock Ethernet interface I/O voltage	LV <sub>DD</sub> 2	3.3 V ± 165 mV 2.5 V ± 125 mV	V	—
Debug, DMA, DU Engine block, eS system control I/	JART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC DHC, GPIO, clocking, SPI, I/O voltage select and O voltage	OV <sub>DD</sub>	3.3 V ± 165 mV	V	—
Enhanced local I	bus I/O voltage	BV <sub>DD</sub>	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	_
Input voltage	DDR2 and DDR3 DRAM signals	MV <sub>IN</sub>	GND to GV <sub>DD</sub>	V	3
	DDR2 DRAM reference	MV <sub>REF</sub>	$GV_{DD}/2 \pm 2\%$	V	3
	DDR3 DRAM reference	MV <sub>REF</sub>	GV <sub>DD</sub> /2 ± 1%	V	3
	Ethernet signals	LV <sub>IN</sub>	GND to LV <sub>DD</sub> n	V	3
	Enhanced local bus signals	BV <sub>IN</sub>	GND to BV <sub>DD</sub>	V	3
	Debug, DMA, DUART, PIC, I <sup>2</sup> C, JTAG, power management, QUICC Engine, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage	OV <sub>IN</sub>	GND to OV <sub>DD</sub>	V	3
	SerDes signals	XV <sub>IN</sub>	GND to XV <sub>DD</sub>	V	—
Operating Temperature range	Commercial	T <sub>A</sub> , T <sub>J</sub>	$T_A = 0$ (min) to $T_J = 105$ (max)	°C	—

#### Table 3. Recommended Operating Conditions (continued)

Notes:

1. A nominal voltage of 1.1 V is recommended for CPU speeds of 1.33 GHz and QUICC Engine block speeds of 667 MHz.

2. This voltage is the input to the filter and not the voltage at the AV<sub>DD</sub> pin, which may be reduced from V<sub>DD</sub> by the filter.

3. **Caution:** (B,M,L,O,X)V<sub>IN</sub> must not exceed (B,G,L,O,X)V<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

4. The 1.8 V  $\pm$  90 mV range is for DDR2, and the 1.5 V  $\pm$  75 mV range is for DDR3.



#### **Overall DC Electrical Characteristics**

### 2.1.1.2 Output Driver Characteristics

The following table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Programmable Output Impedance ( $\Omega$ )	Supply Voltage	Notes
Enhanced local bus interface utilities signals	45 45 45	BV <sub>DD</sub> = 3.3 V BV <sub>DD</sub> = 2.5 V BV <sub>DD</sub> = 1.8 V	_
DDR2 signal	18 (full strength mode) 35 (half strength mode)	GV <sub>DD</sub> = 1.8 V	1
DDR3 signal	20 (full strength mode) 40 (half strength mode)	GV <sub>DD</sub> = 1.5 V	1
DUART, EPIC, I <sup>2</sup> C, JTAG, system control	45	OV <sub>DD</sub> = 3.3 V	—

#### Table 4. Output Drive Capability

Note:

1. The drive strength of the DDR2 or DDR3 interface in half-strength mode is at T<sub>J</sub> = 105°C and at GV<sub>DD</sub> (min). Refer to the MPC8569 reference manual for the DDR impedance programming procedure through the DDR control driver register 1 (DDRCDR\_1).

### 2.1.2 Power Sequencing

The MPC8569E requires its power rails to be applied in a specific sequence to ensure proper device operation. These requirements are as follows for power up:

- 1. V<sub>DD</sub>, AV<sub>DD</sub>, BV<sub>DD</sub>, LV<sub>DD</sub>n, OV<sub>DD</sub>, ScoreVDD, XV<sub>DD</sub>
- 2. GV<sub>DD</sub>

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

#### NOTE

While  $V_{DD}$  is ramping, current may be supplied from  $V_{DD}$  through the MPC8569E to  $GV_{DD}$ . Nevertheless,  $GV_{DD}$  from an external supply should follow the sequencing described above.

From a system standpoint, if any of the I/O power supplies ramp prior to the  $V_{DD}$  core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power up, and extra current may be drawn by the device.

### 2.1.3 **RESET Initialization**

This section describes the AC electrical specifications for the RESET timing requirements of the MPC8569E. The following table describes the specifications for the RESET initialization timing.

Parameter	Min	Max	Unit	Notes
Required assertion time of HRESET	10	_	SYSCLK	1, 2
Minimum assertion time of TRESET simultaneous to HRESET assertion	25	_	ns	3

#### **Table 5. RESET Initialization Timing Specifications**



**Ethernet Interface** 

### 2.6 Ethernet Interface

This section provides the AC and DC electrical characteristics for the Ethernet interfaces inside the QUICC Engine block.

### 2.6.1 GMII/SGMII/MII/SMII/RMII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all gigabit media independent interface (GMII), serial gigabit media independent interface (SGMII), media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), and reduced media independent interface (RMII) signals except management data input/output (MDIO) and management data clock (MDC). The RGMII and RTBI interfaces are defined for 2.5 V, while the GMII and TBI interfaces are defined for 3.3 V. The GMII, MII, and TBI interface timing is compatible with IEEE Std 802.3<sup>TM</sup>. The RGMII and RTBI interfaces follow the *Reduced Gigabit Media-Independent Interface (RGMII) Specification Version 1.3 (12/10/2000)*. The RMII interface follows the *RMII Consortium RMII Specification Version 1.2 (3/20/1998)*. The electrical characteristics for the SGMII is specified in Section 2.6.4, "SGMII Interface Electrical Characteristics for MDIO and MDC are specified in Section 2.7, "Ethernet Management Interface."

# 2.6.2 GMII, MII, RMII, SMII, TBI, RGMII and RTBI DC Electrical Characteristics

The following table shows the GMII, MII, RMII, SMII, and TBI DC electrical characteristics when operating from a 3.3 V supply.

#### Table 23. GMII, MII, RMII, SMII, and TBI DC Electrical Characteristics

At recommended operating conditions with  $\rm LV_{DD}$  = 3.3 V

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2.0	—	V	1
Input low voltage	V <sub>IL</sub>	—	0.90	V	—
Input high current (V <sub>IN</sub> = LV <sub>DD</sub> )	I <sub>IH</sub>	—	40	μA	2
Input low current (V <sub>IN</sub> = GND)	IIL	-600	—	μA	2
Output high voltage ( $LV_{DD}$ = min, $I_{OH}$ = -4.0 mA)	V <sub>OH</sub>	2.1	LV <sub>DD</sub> + 0.3	V	—
Output low voltage ( $LV_{DD}$ = min, $I_{OL}$ = 4.0 mA)	V <sub>OL</sub>	GND	0.50	V	_

Note:

1. The min  $V_{IL}$  and max  $V_{IH}$  values are based on the respective min and max  $LV_{IN}$  values found in Table 3.

2. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbols referenced in Table 2 and Table 3.

The following table shows the RGMII, and RTBI DC electrical characteristics when operating from a 2.5 V supply.

#### Table 24. RGMII and RTBI DC Electrical Characteristics

At recommended operating conditions with  $\text{LV}_{\text{DD}}$  = 2.5 V

Parameter	Symbol	Min	Мах	Unit	Note
Input high voltage	V <sub>IH</sub>	1.70	_	V	_
Input low voltage	V <sub>IL</sub>	—	0.70	V	_
Input high current (V <sub>IN</sub> = LV <sub>DD</sub> )	IIH	—	10	μA	1



**Ethernet Interface** 

### 2.6.4.2.2 SGMII Transmit AC Timing Specifications

The following table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

#### Table 38. SGMII Transmit AC Timing Specifications

At recommended operating conditions with  $XV_{DD}$  = 1.0 V  $\pm$  3% and 1.1 V  $\pm$  3%.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Deterministic jitter	JD	_	—	0.17	UI p-p	_
Total jitter	JT	—	—	0.35	UI p-p	2
Unit interval	UI	799.92	800	800.08	ps	1
AC coupling capacitor	C <sub>TX</sub>	10	—	200	nF	3

Notes:

1. Each UI is 800 ps  $\pm$  100 ppm.

2. See Figure 30 for single frequency sinusoidal jitter limits.

3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

### 2.6.4.2.3 SGMII AC Measurement Details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD\_TX*n* and  $\overline{SD}_TXn$ ) or at the receiver inputs (SD\_RX*n* and  $\overline{SD}_RXn$ ), as depicted in the following figure, respectively.



Figure 29. SGMII AC Test/Measurement Load



#### **Ethernet Management Interface**

The following figure shows the data and command input AC timing diagram.



Figure 33. QUICC Engine Block IEEE 1588 Input AC Timing (SOF TRIG)

### 2.7 Ethernet Management Interface

The electrical characteristics specified in this section apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI, and RTBI are specified in Section 2.6, "Ethernet Interface."

### 2.7.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The following table provides the DC electrical characteristics for MDIO and MDC.

#### **Table 42. MII Management DC Electrical Characteristics**

At recommended operating conditions with  $LV_{DD}$  = 3.3 V

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	2.0	—	V	—
Input low voltage	V <sub>IL</sub>	—	0.90	V	—
Input high current ( $LV_{DD} = Max$ , $V_{IN} = 2.1 V$ )	I <sub>IH</sub>	—	40	μΑ	1
Input low current (LV <sub>DD</sub> = Max, V <sub>IN</sub> = 0.5 V)	Ι <sub>ΙL</sub>	-600	—	μΑ	1
Output high voltage (LV <sub>DD</sub> = Min, $I_{OH}$ = -4.0 mA)	V <sub>OH</sub>	2.4	—	V	—
Output low voltage (LV <sub>DD</sub> = Min, $I_{OL}$ = 4.0 mA)	V <sub>OL</sub>	—	0.4	V	—

#### Note:

1. The symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> symbol referenced in Table 2 and Table 3.



### 2.10.2.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 Gb/s.

The following table defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

#### Table 49. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output DC Specifications

At recommended operating conditions with XV\_{DD} = 1.0 V  $\pm$  3%. and 1.1 V  $\pm$  3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
Differential peak-to-peak output voltage	V <sub>TX-DIFFp-p</sub>	800	1000 <sup>2</sup> / 1100 <sup>3</sup>	1200	mV	$V_{TX-DIFFp-p} = 2 \times  V_{TX-D+} - V_{TX-D-} $ See note 1.
De-emphasized differential output voltage (ratio)	V <sub>TX-DE-RATIO</sub>	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
DC differential TX impedance	Z <sub>TX-DIFF-DC</sub>	80	100	120	Ω	TX DC Differential mode Low Impedance
Transmitter DC impedance	Z <sub>TX-DC</sub>	40	50	60	Ω	Required TX D+ as well as D- DC Impedance during all states

Note:

1. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 46 and measured over any 250 consecutive TX UIs.

2. Typ-V<sub>TX-DIFFp-p</sub> with  $XV_{DD} = 1.0 V$ 

3. Typ-V<sub>TX-DIFFp-p</sub> with  $XV_{DD} = 1.1 V$ 

### 2.10.2.2 PCI Express DC Physical Layer Receiver Specifications

This section discusses the PCI Express DC physical layer receiver specifications for 2.5 Gb/s

The following table defines the DC specifications for the PCI Express (2.5 Gb/s) differential input at all receivers (RXs). The parameters are specified at the component pins.

#### Table 50. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input DC Specifications

At recommended operating conditions with ScoreVDD = 1.0 V  $\pm$  3%. and 1.1 V  $\pm$  3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
Differential input peak-to-peak voltage	V <sub>RX-DIFFp-p</sub>	175	_	1200	mV	$V_{RX-DIFFp-p} = 2 \times  V_{RX-D+} - V_{RX-D} $ . See note 1.
DC differential input impedance	Z <sub>RX-DIFF-DC</sub>	80	100	120	Ω	RX DC Differential mode impedance. See Note 2.



#### Table 58. I<sup>2</sup>C AC Timing Specifications (continued)

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$		V	—
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$		V	—
Capacitive load for each bus line	Cb	_	400	pF	—

Notes:

- 1. The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time.</sub>
- The requirements for I<sup>2</sup>C frequency calculation must be followed. See Freescale application note AN2919, "Determining the I2C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the MPC8659E provides a delay time of at least 300 ns for the SDA signal (referred to as the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the MPC8569E acts as the I<sup>2</sup>C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the MPC8569E does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If under some rare condition, the 300 ns SDA output delay time is required for the MPC8569E as transmitter, application note AN2919, referred to in note 4 below, is recommended.
- 4. The maximum t<sub>I2OVKL</sub> must be met only if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.

The following figure provides the AC test load for the  $I^2C$ .



Figure 49. I<sup>2</sup>C AC Test Load

The following figure shows the AC timing diagram for the  $I^2C$  bus.



Figure 50. I<sup>2</sup>C Bus AC Timing Diagram



#### **Enhanced Local Bus Controller**

The following figure shows the AC timing diagram for PLL-enabled mode.



Figure 57. Local Bus AC Timing Diagram (PLL Enabled)

The above figure applies to all three controllers that eLBC supports: GPCM, UPM and FCM. For input signals, the AC timing data is used directly for all three controllers.



#### TDM/SI

The following figure shows the SPI timing in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 66. SPI AC Timing in Master Mode (Internal Clock) Diagram

### 2.20 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8569E.

### 2.20.1 TDM/SI DC Electrical Characteristics

The following table provides the DC electrical characteristics for the MPC8569E TDM/SI.

Table 76. TDM/SI DC Electrical Characteristics

Characteristic	Symbol	Min	Мах	Unit	Notes
Output high voltage ( $OV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	—	V	—
Output low voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = 2 mA)	V <sub>OL</sub>	—	0.4	V	—
Input high voltage	V <sub>IH</sub>	2.0	OV <sub>DD</sub> + 0.3	V	—
Input low voltage	V <sub>IL</sub>	-0.3	0.8	V	—
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ OV <sub>DD</sub> )	I <sub>IN</sub>	—	±40	μA	1

Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  referenced in Table 2 and Table 3.

### 2.20.2 TDM/SI AC Timing Specifications

The following table provides the TDM/SI input and output AC timing specifications.

### NOTE: Rise/Fall Time on QE Input Pins

The rise / fall time on QE input pins should not exceed 5ns. This must be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of Vcc; fall time refers to transitions from 90% to 10% of Vcc.



The following figure shows the UTOPIA/POS timing with internal clock.





## 3 Thermal

This section describes the thermal specifications of the MPC8569E.

### 3.1 Thermal Characteristics

The following table provides the package thermal characteristics of the MPC8569E.

Table 82. Pa	ckage Thermal	Characteristics
--------------	---------------	-----------------

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection	Single layer board (1s)	$R_{\theta JA}$	16	°C/W	1, 2
Junction-to-ambient Natural Convection	Four layer board (2s2p)	$R_{ ext{ heta}JA}$	12	°C/W	1, 2
Junction-to-ambient (at 200 ft/min)	Single layer board (1s)	$R_{ ext{ heta}JA}$	12	°C/W	1, 2
Junction-to-ambient (at 200 ft/min)	Four layer board (2s2p)	$R_{\theta JA}$	9	°C/W	1, 2
Junction-to-board thermal	_	$R_{ ext{ heta}JB}$	5	°C/W	3
Junction-to-case thermal		$R_{ ext{ heta}JC}$	1.0	°C/W	4

Notes:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-2 and JESD51-6 with the board (JESD51-9) horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

### 3.2 Recommended Thermal Model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.



**Thermal Management Information** 

### 3.3 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in the following figure. The heat sink must be attached to the printed-circuit board with the spring force centered over the package. This spring force should not exceed 10 pounds force (45 Newtons).



Figure 73. Package Exploded Cross-Sectional View

The system board designer can choose among several types of commercially-available heat sinks to determine the appropriate one to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

### 3.3.1 Internal Package Conduction Resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance



Part Numbers Fully Addressed by This Document

## 5 Ordering Information

Contact your local Freescale sales office or regional marketing team for ordering information.

Ordering information for the parts fully covered by this specification document is provided in Section 5.1, "Part Numbers Fully Addressed by This Document."

### 5.1 Part Numbers Fully Addressed by This Document

The following table shows the device nomenclature.

MPC	nnnn	E	С	Vx	AA	x	G	R
Prod- uct Code <sup>1</sup>	Part Identifier	Security Engine	Temperature Range	Package <sup>2</sup>	Processor Frequency <sup>3</sup>	DDR Frequency <sup>4</sup>	QE Frequency	Revision Level
MPC PPC	8569	E = included	Blank = 0° to 105°C C = -40° to 105°C	VT = FC-PBGA, Pb free, C5 spheres VJ = FC-PBGA, Pb free C4 bumps and pb free C5 spheres	AN = 800 MHz AQ = 1067 MHz AU = 1333 MHz	K = 600 MHz L = 667 MHz N = 800 MHz	G = 400 MHz J = 533 MHz L = 667 MHz	Blank = Rev. 1.0 (SVR = 0x8088_0010 A = Rev. 2.0 (SVR = 0x8088_0020 B = Rev. 2.1 (SVR = 0x8088_0021
		Blank = not included						A = Rev. 2.0 (SVR = 0x8080_0020 B = Rev. 2.1 (SVR = 0x8080_0021

Notes:

1. MPC stands for "qualified." PPC stands for pre-production samples.

2. See Section 4, "Package Description," for more information on available package types.

3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

4. See Table 85 for the corresponding maximum platform frequency.

5. C5 spheres are used by customer to attach to pcb. C4 bumps are bumps used on die of the device to connect between die and package substrate.



### 5.2 Part Marking

Parts are marked as the example shown in the following figure.



Notes:

MPC8569xxxxx is the orderable part number. MMMMM is the mask number. CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. ATWLYYWW is the traceability code.

#### Figure 76. Part Marking for FC-PBGA Device

# 6 Product Documentation

The following documents are required for a complete description of the device and are needed to design properly with the part.

- MPC8569E PowerQUICC III Integrated Processor Reference Manual (document number: MPC8569ERM)
- *e500 PowerPC Core Reference Manual* (document number: E500CORERM)
- QUICC Engine Block Reference Manual with Protocol Interworking (document number: QEIWRM)

# 7 Document Revision History

The following table provides a revision history for this document.

#### Table 85. Document Revision History

Revision	Date	Substantive Change(s)
2	10/2013	• Added footnote 5 and added new VJ package description in Table 84, "Device Nomenclature.
1	02/2012	<ul> <li>In Table 1, "MPC8569E Pinout Listing," updated pin U20 from Reserved to THERM1 (internal thermal diode anode) and pin U21 from Reserved to THERM0 (internal thermal diode cathode). Removed note 9 and added note 32 to pins U20 and U21.</li> <li>In Table 38, "SGMII Transmit AC Timing Specifications," updated min and typical values for the AC coupling capacitor parameter.</li> <li>In Table 48, "SD_REF_CLK and SD_REF_CLK Input Clock Requirements," removed the condition that the reference clock duty cycle should be measured at 1.6 V.</li> <li>Added Section 2.6.5.1, "QUICC Engine Block IEEE 1588 DC Specifications."</li> </ul>
0	06/2011	Initial public release