E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f001-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 4.3. TQFP-48 Pinout Diagram





	I Igui		0001011		i negister	(0000110	(012)	
R/W		R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ADCE		ADCINT	ADBUSY	ADSTM1	ADSTM0	ADWINT	ADLJST	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xE8
Bit7:	ADCEN: ADC	Enable Bit						
	0: ADC Disable	ed. ADC is i	n low power	shutdown.				
	1: ADC Enable				onversions.			
Bit6:	ADCTM: ADC	Track Mode	Bit	-				
	0: When the Al	DC is enabled	l, tracking is	always done	unless a con	version is in	process	
	1: Tracking De	fined by ADS	STM1-0 bits					
	ADST							
		-		te of 1 to AD				
				flow of Time		for 3 SAR clo	ocks	
				/STR input is			_	
D: -				flow of Time	er 2 and last f	for 3 SAR clo	ocks	
Bit5:	ADCINT: ADC		-	terrupt Flag				
	(Must be cleared				1	. (1	4	
	0: ADC has not				e last time thi	s flag was cl	eared	
Bit4:	1: ADC has con		a conversion					
DII4:	ADBUSY: ADO Read							
	0: ADC Conver	rsion comple	te or no valid	l data has bee	n converted	since a reset	The falling	
				ipt when ena		since a reset.	The family	
	1: ADC Busy c			T' mien enu				
	Write							
	0: No effect							
	1: Starts ADC	Conversion if	ADSTM1-0	0 = 00b				
Bits3-2	ADSTM1-0: AI	DC Start of C	onversion M	lode Bits				
	00: ADC conve							
	01: ADC conve							
	10: ADC conve							
	11: ADC conve				er 2			
Bit1:	ADWINT: ADO		-	rupt Flag				
	(Must be cleared			11.	1			
	0: ADC Windo				urred			
D:40.	1: ADC Windo	-		n occurred				
Bit0:	ADLJST: ADC	•		right instified				
	0: Data in ADC 1: Data in ADC							
	1. Data III ADC	UR.ADCUL	Registers is I	ien justified				

Figure 5.7. ADC0CN: ADC Control Register (C8051F00x)



Figure 5.15. 12-Bit ADC Window Interrupt Examples, Left Justified Data

Input Voltage (AD0 - AGND)	ADC Data Word	_
REF x (4095/4096)	0xFFF0	
		ADWINT not affected
	0x2010	
REF x (512/4096)	0x2000	ADC0LTH:ADC0LTL
	0x1FF0 0x1010	ADWINT=1
REF x (256/4096)	0x1000	ADC0GTH:ADC0GTL
	0x0FF0	ADWINT not affected
0	0x0000	

Given:

AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 1, ADC0LTH:ADC0LTL = 0x2000,ADC0GTH:ADC0GTL = 0x1000.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x2000 and > 0x1000.

Input Voltage (AD0 - AGND)	ADC Data Word	
REF x (4095/4096)	0xFFF0	ADWINT=1
	0x2010	
REF x (512/4096)	0x2000	ADC0GTH:ADC0GTL
	0x1FF0 0x1010	ADWINT not affected
REF x (256/4096)	0x1000	ADC0LTH:ADC0LTL
	0x0FF0	ADWINT=1
0	0x0000]]

Given:

AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 1, ADC0LTH:ADC0LTL = 0x1000, ADC0GTH:ADC0GTL = 0x2000.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x1000 or > 0x2000.

ADC Data

Word

0x7FF0

0x1010

0x1000

0x0FF0

0x0000

0xFFF0

0xFFE0

0x8000

ADWINT=1

ADC0GTH:ADC0GTL

ADC0LTH:ADC0LTL

ADWINT=1

ADWINT not affected

Input Voltage (AD0 - AD1)	ADC Data Word		Input Voltage (AD0 - AD1)
REF x (2047/2048)	0x7FF0		REF x (2047/2048)
		ADWINT not affected	
	0x1010		
REF x (256/2048)	0x1000	ADC0LTH:ADC0LTL	REF x (256/2048)
	0x0FF0 0x0000	ADWINT=1	
REF x (-1/2048)	0xFFF0	ADC0GTH:ADC0GTL	REF x (-1/2048)
	0xFFE0		
		ADWINT not affected	
-REF	0x8000		-REF

Given:

AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 1, ADC0LTH:ADC0LTH = 0xFFF0, ADC0GTH:ADC0GTL = 0x1000.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x1000 and > 0xFFF0. (Two's Complement math.)

AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 1,

ADC0LTH:ADC0LTL = 0x1000,

ADC0GTH:ADC0GTL = 0xFFF0.


An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0xFFF0 or > 0x1000. (Two's Complement math.)



Given:

6. ADC (10-Bit, C8051F010/1/2/5/6/7 Only)

The ADC subsystem for the C8051F010/1/2/5/6/7 consists of a 9-channel, configurable analog multiplexer (AMUX), a programmable gain amplifier (PGA), and a 100ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 6.1). The AMUX, PGA, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Register's shown in Figure 6.1. The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the ADCEN bit in the ADC Control register (ADC0CN, Figure 6.7) is set to 1. The ADC subsystem is in low power shutdown when this bit is 0. The Bias Enable bit (BIASE) in the REF0CN register (see Figure 9.2) must be set to 1 in order to supply bias to the ADC.





6.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-board temperature sensor (temperature transfer function is shown in Figure 6.3). Note that the PGA gain is applied to the temperature sensor reading. AMUX input pairs can be programmed to operate in either the differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 6.5), and the Configuration register AMX0CF (Figure 6.4). The table in Figure 6.5 shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the AMPGN2-0 bits in the ADC Configuration register, ADC0CF (Figure 6.6). The PGA can be software-programmed for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to unity gain on reset.



Figure 6.5. AMX0SL: AMUX Channel Select Register (C8051F01x)

W	ŀ	R/W -	R/W	R/W		R/W 1XAD3	R/W AMXAD2	R/W AMXAI	1	R/W H XAD0 (
7	I	Bit6	Bit5	Bit4		Bit3	Bit2	Bit1]	Bit0 S
0:	AMXAI	03-0: AM	UX Addr	Write = do ess Bits lected per	chart be		2.0			
		0000	0001	0010	0011	AMXAD: 0100	0101	0110	0111	1
1	0000	AIN0	AIN1	AIN2	AIN3	AIN4	AIN5	AIN6	AIN7	1xxxTEMPSENSOR
	0001	+(AIN0) -(AIN1)		AIN2	AIN3	AIN4	AIN5	AIN6	AIN7	TEMP SENSOR
	0010	AIN0	AIN1	+(AIN2) -(AIN3)		AIN4	AIN5	AIN6	AIN7	TEMP SENSOR
	0011	+(AIN0) -(AIN1)		+(AIN2) -(AIN3)		AIN4	AIN5	AIN6	AIN7	TEMP SENSOR
	0100	AIN0	AIN1	AIN2	AIN3	+(AIN4) -(AIN5)		AIN6	AIN7	TEMP SENSOR
	0101	+(AIN0) -(AIN1)		AIN2	AIN3	+(AIN4) -(AIN5)		AIN6	AIN7	TEMP SENSOR
	0110	AIN0	AIN1	+(AIN2) -(AIN3)		+(AIN4) -(AIN5)		AIN6	AIN7	TEMP SENSOR
	0111	+(AIN0) -(AIN1)		+(AIN2) -(AIN3)		+(AIN4) -(AIN5)		AIN6	AIN7	TEMP SENSOR
	1000	AIN0	AIN1	AIN2	AIN3	AIN4	AIN5	+(AIN6) -(AIN7)		TEMP SENSOR
	1001	+(AIN0) -(AIN1)		AIN2	AIN3	AIN4	AIN5	+(AIN6) -(AIN7)		TEMP SENSOR
•	1010	AIN0	AIN1	+(AIN2) -(AIN3)		AIN4	AIN5	+(AIN6) -(AIN7)		TEMP SENSOR
	1011	+(AIN0) -(AIN1)		+(AIN2) -(AIN3)		AIN4	AIN5	+(AIN6) -(AIN7)		TEMP SENSOR
	1100	AIN0	AIN1	AIN2	AIN3	+(AIN4) -(AIN5)		+(AIN6) -(AIN7)		TEMP SENSOR TEMP
	1101	+(AIN0) -(AIN1)		AIN2	AIN3	+(AIN4) -(AIN5)		+(AIN6) -(AIN7)		SENSOR
	1110	AIN0	AIN1	+(AIN2) -(AIN3)		+(AIN4) -(AIN5)		+(AIN6) -(AIN7)		TEMP SENSOR
	1111	+(AIN0) -(AIN1)		+(AIN2) -(AIN3)		+(AIN4) -(AIN5)		+(AIN6) -(AIN7)		TEMP SENSOR



8. COMPARATORS

The MCU family has two on-chip analog voltage comparators as shown in Figure 8.1. The inputs of each Comparator are available at the package pins. The output of each comparator is optionally available at the package pins via the I/O crossbar (see Section 15.1). When assigned to package pins, each comparator output can be programmed to operate in open drain or push-pull modes (see section 15.3).

The hysteresis of each comparator is software-programmable via its respective Comparator control register (CPT0CN, CPT1CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage. The output of the comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, its interrupt capability is suspended and its supply current falls to less than 1μ A. Comparator 0 inputs can be externally driven from -0.25V to (AV+) + 0.25V without damage or upset.

The Comparator 0 hysteresis is programmed using bits 3-0 in the Comparator 0 Control Register CPT0CN (shown in Figure 8.3). The amount of *negative* hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 8.2, settings of 10, 4 or 2mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of *positive* hysteresis is determined by the setting the CP0HYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section 10.4). The CPOFIF flag is set upon a Comparator 0 falling-edge interrupt, and the CPORIF flag is set upon the Comparator 0 rising-edge interrupt. Once set, these bits remain set until cleared by the CPU. The Output State of Comparator 0 can be obtained at any time by reading the CPOOUT bit. Note the comparator output and interrupt should be ignored until the comparator settles after power-up. Comparator 0 is enabled by setting the CPOEN bit, and is disabled by clearing this bit. Note there is a 20usec settling time for the comparator output to stabilize after setting the CPOEN bit or a power-up. Comparator 0 can also be programmed as a reset source. For details, see Section 13.

The operation of Comparator 1 is identical to that of Comparator 0, except the Comparator 1 is controlled by the CPT1CN Register (Figure 8.4). Comparator 1 can not be programmed as a reset source. Also, the input pins for Comparator 1 are not pinned out on the F002, F007, F012, or F017 devices. The complete electrical specifications for the Comparators are given in Table 8.1.




Figure 8.1. Comparator Functional Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	TEMPE	BIASE	REFBE	00000000
Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							0xD1
UNUSED. Read	d = 00000b;	Write = don'	t care				
TEMPE: Tempe	rature Senso	r Enable Bit					
0: Internal Tem	perature Sen	sor Off.					
1: Internal Tem	perature Sen	sor On.					
BIASE: Bias En	able Bit for A	ADC and DA	AC's				
0: Internal Bias	Off.						
1: Internal Bias	On (required	l for use of A	DC or DAC	's).			
REFBE: Interna	l Voltage Re	ference Buff	er Enable Bit				
0: Internal Reference Buffer Off. System reference can be driven from external source on							
1							
1: Internal Reference Buffer On. System reference provided by internal voltage reference.							
	UNUSED. Read TEMPE: Tempe 0: Internal Tem I: Internal Tem BIASE: Bias En 0: Internal Bias REFBE: Interna 0: Internal Refe VREF pin.	 UNUSED. Read = 00000b; TEMPE: Temperature Senso 0: Internal Temperature Sen BIASE: Bias Enable Bit for A 0: Internal Bias Off. 1: Internal Bias On (required REFBE: Internal Voltage Re 0: Internal Reference Buffer VREF pin. 	 UNUSED. Read = 00000b; Write = don' TEMPE: Temperature Sensor Enable Bit 0: Internal Temperature Sensor Off. 1: Internal Temperature Sensor On. BIASE: Bias Enable Bit for ADC and DA 0: Internal Bias Off. 1: Internal Bias On (required for use of A REFBE: Internal Voltage Reference Buffe 0: Internal Reference Buffer Off. System VREF pin. 	 UNUSED. Read = 00000b; Write = don't care TEMPE: Temperature Sensor Enable Bit 0: Internal Temperature Sensor Off. 1: Internal Temperature Sensor On. BIASE: Bias Enable Bit for ADC and DAC's 0: Internal Bias Off. 1: Internal Bias On (required for use of ADC or DAC REFBE: Internal Voltage Reference Buffer Enable Bit 0: Internal Reference Buffer Off. System reference ca VREF pin. 	 UNUSED. Read = 00000b; Write = don't care TEMPE: Temperature Sensor Enable Bit 0: Internal Temperature Sensor Off. 1: Internal Temperature Sensor On. BIASE: Bias Enable Bit for ADC and DAC's 0: Internal Bias Off. 1: Internal Bias On (required for use of ADC or DAC's). REFBE: Internal Voltage Reference Buffer Enable Bit 0: Internal Reference Buffer Off. System reference can be driven for VREF pin. 	 UNUSED. Read = 00000b; Write = don't care TEMPE: Temperature Sensor Enable Bit 0: Internal Temperature Sensor Off. 1: Internal Temperature Sensor On. BIASE: Bias Enable Bit for ADC and DAC's 0: Internal Bias Off. 1: Internal Bias On (required for use of ADC or DAC's). REFBE: Internal Voltage Reference Buffer Enable Bit 0: Internal Reference Buffer Off. System reference can be driven from external VREF pin. 	 UNUSED. Read = 00000b; Write = don't care TEMPE: Temperature Sensor Enable Bit 0: Internal Temperature Sensor Off. 1: Internal Temperature Sensor On. BIASE: Bias Enable Bit for ADC and DAC's 0: Internal Bias Off. 1: Internal Bias On (required for use of ADC or DAC's). REFBE: Internal Voltage Reference Buffer Enable Bit 0: Internal Reference Buffer Off. System reference can be driven from external source on

Figure 9.2. REF0CN: Reference Control Register

Table 9.1. Reference Electrical Characteristics

VDD = 3.0V, AV + = 3.0V, $-40^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
INTERNAL REFERENCE (REFBE = 1)								
Output Voltage	25°C ambient	2.34	2.43	2.50	V			
VREF Short Circuit Current				30	mA			
VREF Power Supply			50		μΑ			
Current (supplied by AV+)								
VREF Temperature			15		ppm/°C			
Coefficient								
Load Regulation	Load = $(0-to-200\mu A)$ to AGND (Note 1)		0.5		ppm/µA			
VREF Turn-on Time1	4.7μF tantalum, 0.1μF ceramic bypass		2		ms			
VREF Turn-on Time2	0.1µF ceramic bypass		20		μs			
VREF Turn-on Time3	no bypass cap		10		μs			
EXTERNAL REFERENCE	$(\mathbf{REFBE} = 0)$							
Input Voltage Range		1.00		(AV+)	V			
				- 0.3V				
Input Current			0	1	μA			

Note 1: The reference can only source current. When driving an external load, it is recommended to add a load resistor to AGND.



Address	Register	Description	Page No.
0x89	TMOD	Counter/Timer Mode	143
0x91	TMR3CN	Timer 3 Control	152
0x95	TMR3H	Timer 3 High	153
0x94	TMR3L	Timer 3 Low	153
0x93	TMR3RLH	Timer 3 Reload High	153
0x92	TMR3RLL	Timer 3 Reload Low	153
0xFF	WDTCN	Watchdog Timer Control	96
0xE1	XBR0	Port I/O Crossbar Configuration 1	105
0xE2	XBR1	Port I/O Crossbar Configuration 2	107
0xE3	XBR2	Port I/O Crossbar Configuration 3	108
0x84-86, 0	x96-97, 0x9C,		
0xA1-A3, 0xA9-AC,			
0xAE, 0xB3-B5, 0xB9,		Reserved	
0xBD, 0xC	C9, 0xCE,		
0xDF, 0xE	4-E5, 0xF1-F5		

* Refers to a register in the C8051F000/1/2/5/6/7 only. ** Refers to a register in the C8051F010/1/2/5/6/7 only. *** Refers to a register in the C8051F005/06/07/15/16/17 only.



Interrupt Source	Interrupt Vector	Priority Order	Interrupt-Pending Flag	Enable
Reset	0x0000	Тор	None	Always enabled
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	EX0 (IE.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	ET0 (IE.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	EX1 (IE.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	ET1 (IE.3)
Serial Port (UART)	0x0023	4	RI (SCON.0) TI (SCON.1)	ES (IE.4)
Timer 2 Overflow (or EXF2)	0x002B	5	TF2 (T2CON.7)	ET2 (IE.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	ESPIO (EIE1.0)
SMBus Interface	0x003B	7	SI (SMB0CN.3)	ESMB0 (EIE1.1)
ADC0 Window Comparison	0x0043	8	ADWINT (ADC0CN.2)	EWADC0 (EIE1.2)
Programmable Counter Array 0	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	EPCA0 (EIE1.3)
Comparator 0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	ECP0F (EIE1.4)
Comparator 0 Rising Edge	0x005B	11	CPORIF (CPT0CN.5)	ECPOR (EIE1.5)
Comparator 1 Falling Edge	0x0063	12	CP1FIF (CPT1CN.4)	ECP1F (EIE1.6)
Comparator 1 Rising Edge	0x006B	13	CP1RIF (CPT1CN.5)	ECP1R (EIE1.7)
Timer 3 Overflow	0x0073	14	TF3 (TMR3CN.7)	ET3 (EIE2.0)
ADC0 End of Conversion	0x007B	15	ADCINT (ADC0CN.5)	EADC0 (EIE2.1)
External Interrupt 4	0x0083	16	IE4 (PRT1IF.4)	EX4 (EIE2.2)
External Interrupt 5	0x008B	17	IE5 (PRT1IF.5)	EX5 (EIE2.3)
External Interrupt 6	0x0093	18	IE6 (PRT1IF.6)	EX6 (EIE2.4)
External Interrupt 7	0x009B	19	IE7 (PRT1IF.7)	EX7 (EIE2.5)
Unused Interrupt Location	0x00A3	20	None	Reserved (EIE2.6)
External Crystal OSC Ready	0x00AB	21	XTLVLD (OSCXCN.7)	EXVLD (EIE2.7)

Table 10.4. Interrupt Summary

10.4.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate.

10.4.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



13.8.1. Watchdog Usage

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 13.3.

Enable/Reset WDT

The watchdog timer is both enabled and the countdown restarted by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and restarted as a result of any system reset.

Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT.

CLR EA ; disable all interrupts MOV WDTCN,#0DEh ; disable software MOV WDTCN,#0ADh ; watchdog timer SETB EA ; re-enable interrupts

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in their initialization code.

Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

 $4^{3+WDTCN[2:0]} \times T_{SYSCLK}$, (where T_{SYSCLK} is the system clock period).

For a 2MHz system clock, this provides an interval range of 0.032msec to 524msec. WDTCN.7 must be a 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] is 111b after a system reset.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
								xxxxx111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xFF	
Bits7-0:	WDT Control								
	Writing 0xA5	both enables	and reloads	the WDT.					
	Writing 0xDE				ables the WI	т			
	Writing 0xFF			•					
DIA	U			lie.					
Bit4:	Watchdog Stat	,	,						
	Reading the W	/DTCN.[4] b	it indicates th	ne Watchdog	Timer Status	s.			
	0: WDT is ina	active							
	1: WDT is active								
Bits2-0:	Bits2-0: Watchdog Timeout Interval Bits								
2102 01	The WDTCN.[2:0] bits set the Watchdog Timeout Interval. When writing these bits,								
	WDTCN.7 must be set to 0.								

Figure 13.3. WDTCN: Watchdog Timer Control Register



15. PORT INPUT/OUTPUT

The MCUs have a wide array of digital resources, which are available through four digital I/O ports, P0, P1, P2 and P3. Each of the pins on Ports 0, 1, and 2 can be defined as either its corresponding port I/O or one of the internal digital resources assigned as shown in Figure 15.1. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins available on the selected package (the C8051F000/05/10/15 have all four ports pinned out, the F001/06/11/16 have P0 and P1, and the F002/07/12/17 have P0). This resource assignment flexibility is achieved through the use of a Priority CrossBar Decoder. (Note that the state of a Port I/O pin can always be read in the corresponding Port latch regardless of the Crossbar settings).

The CrossBar assigns the selected internal digital resources to the I/O pins based on the Priority Decode Table 15.1. The registers XBR0, XBR1, and XBR2, defined in Figure 15.3, Figure 15.4, and Figure 15.5 are used to select an internal digital function or let an I/O pin default to being a Port I/O. The crossbar functions identically for each MCU, with the caveat that P2 is not pinned out on the F001/06/11/16, and both P1 and P2 are not pinned out on the F002/07/12/17. Digital resources assigned to port pins that are not pinned out cannot be accessed.

All Port I/Os are 5V tolerant (Refer to Figure 15.2 for the port cell circuit.) The Port I/O cells are configured as either push-pull or open-drain in the Port Configuration Registers (PRT0CF, PRT1CF, PRT2CF, PRT3CF). Complete Electrical Specifications for Port I/O are given in Table 15.2.

15.1. Priority Cross Bar Decoder

One of the design goals of this MCU family was to make the entire palette of digital resources available to the designer even on reduced pin count packages. The Priority CrossBar Decoder provides an elegant solution to the problem of connecting the internal digital resources to the physical I/O pins.

The Priority CrossBar Decode (Table 15.1) assigns a priority to each I/O function, starting at the top with the SMBus. As the table illustrates, when selected, its two signals will be assigned to Pin 0 and 1 of I/O Port 0. The decoder always fills I/O bits from LSB to MSB starting with Port 0, then Port 1, finishing if necessary with Port 2. If you choose not to use a resource, the next function down on the table will fill the priority slot. In this way it is possible to choose only the functions required by the design, making full use of the available I/O pins. Also, any extra Port I/O are grouped together for more convenient use in application code.

Registers XBR0, XBR1 and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. It is important to understand that when the SMBus, SPI Bus, or UART is selected, the crossbar assigns all pins associated with the selected bus. It would be impossible for instance to assign the RX pin from the UART function without also assigning the TX function. Standard Port I/Os appear contiguously after the prioritized functions have been assigned. For example, if you choose functions that take the first 14 Port I/O (P0.[7:0], P1.[5:0]), you would have 18 Port I/O left unused by the crossbar (P1.[7:6], P2 and P3).

15.2. Port I/O Initialization

Port I/O initialization is straightforward. Registers XBR0, XBR1 and XBR2 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR2 to 1 enables the CrossBar. **Until the Crossbar is enabled, the external pins remain as standard Ports in input mode regardless of the XBRn Register settings.** For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Code Configuration Wizard function of the IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.

The output driver characteristics of the I/O pins are defined using the Port Configuration Registers PRT0CF, PRT1CF, PRT2CF and PRT3CF (see Figure 15.7, Figure 15.9, Figure 15.12, and Figure 15.14). Each Port Output driver can be configured as either Open Drain or Push-Pull. This is required even for the digital resources selected in the XBRn registers and is not automatic. The only exception to this is the SMBus (SDA, SCL) and UART Receive (RX, when in mode 0) pins which are Open-drain regardless of the PRTnCF settings. When the WEAKPUD bit in XBR2 is 0, a weak pullup is enabled for all Port I/O configured as open-drain. WEAKPUD does



not affect the push-pull Port I/O. Furthermore, the weak pullup is turned off on an open-drain output that is driving a 0 to avoid unnecessary power dissipation.

The third and final step is to initialize the individual resources selected using the appropriate setup registers. Initialization procedures for the various digital resources may be found in the detailed explanation of each available function. The reset state of each register is shown in the figures that describe each individual register.






Figure 15.2. Port I/O Cell Block Diagram







Figure 15.11.	P2: Port2 Register
----------------------	--------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	11111111
Bit7	Bit6	Bit	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
							(bit addressable)	0xA0
Bits7-0: 1	P2.17:01							
((Write – Outp 0: Logic Low	Output.				-		
	(Write – Outp 0: Logic Low 1: Logic High	Output. Output (hig	h-impedance	if correspon	ding PRT2CI	F.n bit $= 0$)		
	(Write – Outp 0: Logic Low	Output. Output (hig dless of XB	h-impedance	if correspon	ding PRT2CI	F.n bit $= 0$)		

Figure 15.12. PRT2CF: Port2 Configuration Register





16.6.5. Status Register

The SMB0STA Status register holds an 8-bit status code indicating the current state of the SMBus. There are 28 possible SMBus states, each with a corresponding unique status code. The five most significant bits of the status code vary while the three least-significant bits of a valid status code are fixed at zero when SI = 1. Therefore, all possible status codes are multiples of eight. This facilitates the use of status codes in software as an index used to branch to appropriate service routines (allowing 8 bytes of code to service the state or jump to a more extensive service routine).

For the purposes of user software, the contents of the SMB0STA register is only defined when the SI flag is logic 1. Software should never write to the SMB0STA register. Doing so will yield indeterminate results. The 28 SMBus states, along with their corresponding status codes, are given in Table 16.1.

R/W STA7	R/W STA6	R/W STA5	R/W STA4	R/W STA3	R/W STA2	R/W STA1	R/W STA0	Reset Value 11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC1
T S S W	TA7-STA3: S These bits con tatus code con MB0STA why then the SI flandeterminate	tain the SME rresponds to nen the SI fla ag is logic 0.	Bus Status Co a single SME g (SMB0CN	Bus state. A (.3) is set. Th	valid status content of	ode is presen SMB0STA is	t in 5 not defined	
	TA2-STA0: ' ne SI flag is lo		st significant	t bits of SMB	0STA are alv	ways read as	logic 0 wher	1

Figure 16.8. SMB0STA: SMBus Status Register



17. SERIAL PERIPHERAL INTERFACE BUS

The Serial Peripheral Interface (SPI) provides access to a four-wire, full-duplex, serial bus. SPI supports the connection of multiple slave devices to a master device on the same bus. A separate slave-select signal (NSS) is used to select a slave device and enable a data transfer between the master and the selected slave. Multiple masters on the same bus are also supported. Collision detection is provided when two or more masters attempt a data transfer at the same time. The SPI can operate as either a master or a slave. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency.

When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less that 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of ¹/₄ the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock.





Figure 17.1. SPI Block Diagram



Figure 17.2. Typical SPI Interconnection



17.1. Signal Descriptions

The four signals used by the SPI (MOSI, MISO, SCK, NSS) are described below.

17.1.1. Master Out, Slave In

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. Data is transferred most-significant bit first.

17.1.2. Master In, Slave Out

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. Data is transferred most-significant bit first. A SPI slave places the MISO pin in a high-impedance state when the slave is not selected.

17.1.3. Serial Clock

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines.

17.1.4. Slave Select

The slave select (NSS) signal is an input used to select the SPI module when in slave mode by a master, or to disable the SPI module when in master mode. When in slave mode, it is pulled low to initiate a data transfer and remains low for the duration of the transfer.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	-	T2M	T1M	TOM	Reserved	Reserved	Reserved	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
Bits7-6:	UNUSED. Re	ead = 00b, W	rite = don't c	care.				0x8E	
Bit5:	T2M: Timer 2 This bit contro when the timer 0: Timer 2 use 1: Timer 2 use	Is the division is in baud r is the system	on of the syste ate generator clock divide	mode or cou					
Bit4:	T1M: Timer 1 Clock Select.This bit controls the division of the system clock supplied to Timer 1.0: Timer 1 uses the system clock divided by 12.1: Timer 1 uses the system clock.								
Bit3:	T0M: Timer 0 This bit contro 0: Counter/Tin 1: Counter/Tin	Is the division mer uses the	on of the syste system clock	divided by	-	nter/Timer 0.			
Bits2-0:	Reserved. Rea	ad = 000b, N	Iust Write = (000.					

Figure 19.6. CKCON: Clock Control Register



19.2. Timer 2

Timer 2 is a 16-bit counter/timer formed by the two 8-bit SFRs: TL2 (low byte) and TH2 (high byte). As with Timers 0 and 1, Timer 2 can use either the system clock or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/T2 bit (T2CON.1) selects the clock source for Timer 2. Clearing C/T2 selects the system clock as the input for the timer (divided by either one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to 1, high-to-low transitions at the T2 input pin increment the counter/timer register. (Refer to Section 14 for information on selecting and configuring external I/O pins.) Timer 2 can also be used to start an ADC Data Conversion.

Timer 2 offers capabilities not found in Timer 0 and Timer 1. It operates in one of three modes: 16-bit Counter/Timer with Capture, 16-bit Counter/Timer with Auto-Reload or Baud Rate Generator Mode. Timer 2's operating mode is selected by setting configuration bits in the Timer 2 Control (T2CON) register. Below is a summary of the Timer 2 operating modes and the T2CON bits used to configure the counter/timer. Detailed descriptions of each mode follow.

RCLK	TCLK	CP/RL2	TR2	Mode		
0	0	1	1	16-bit Counter/Timer with Capture		
0	0	0	1	16-bit Counter/Timer with Auto-Reload		
0	1	Х	1	Baud Rate Generator for TX		
1	0	Х	1	Baud Rate Generator for RX		
1	1	Х	1	Baud Rate Generator for TX and RX		
Х	Х	Х	0	Off		



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xDA-0xDl
PCA0C	PMn Address:	PCA0CPM PCA0CPM PCA0CPM	0 = 0xDA (n) 1 = 0xDB (n) 2 = 0xDC (n) 3 = 0xDD (n) 4 = 0xDE (n)	= 1) = 2) = 3)				
Bit7:	UNUSED. Re	ead = 0, Writ	e = don't car	e.				
Bit6:	ECOMn: Com	-						
	This bit enable	es/disables th	e comparator	function for	PCA modul	e <i>n</i> .		
	0: Disabled.							
D:+5.	1: Enabled.	ma Dagitiya I	Function End	-1-				
Bit5:	CAPPn: Captu This bit enable				r DCA modu	lo n		
	0: Disabled.	<i>.s/uisabics</i> u	ie positive eu	ge capture re	I I CA IIIouu	ne n.		
	1: Enabled.							
Bit4:	CAPNn: Captu	ure Negative	Function En	able.				
	This bit enable				or PCA mode	ule <i>n</i> .		
	0: Disabled.							
	1: Enabled.							
Bit3:	MATn: Match							
	This bit enable							of
	the PCA count			re/compare re	egister cause	the CCFn bi	t 1n	
	PCA0MD regi 0: Disabled.	ister to be se						
	1: Enabled.							
Bit2:	TOGn: Toggle	Function E	nable.					
	This bit enable			ction for PCA	module <i>n</i> .	When enable	d, matches	
	of the PCA co							
	CEXn pin to to	oggle.	-	-	-	-		
	0: Disabled.							
D 1.4	1: Enabled.			F 11				
Bit1:	PWMn: Pulse				DC 4 1. 1	XX71	1. 1	
	This bit enable pulse width me					e n. when e	nabled, a	
	0: Disabled.	ouulateu sigi	iai is output o		pm.			
	1: Enabled.							
Bit0:	ECCFn: Captu	ire/Compare	Flag Interrup	ot Enable.				
	This bit sets th	-			ag (CCFn) in	iterrupt.		
	0: Disable CC	Fn interrupt	s					
	1: Enable a Ca	anture/Comr	are Flag inte	rrunt request	when CCEn	is set		

Figure 20.10. PCA0CPMn: PCA Capture/Compare Registers



21.3. Debug Support

Each MCU has on-chip JTAG and debug circuitry that provide *non-intrusive, full speed, in-circuit debug using the production part installed in the end application* using the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, and run and halt commands. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain in sync) while debugging. The WDT is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F000DK, C8051F005DK, C8051F010DK, and C8051F015DK are development kits with all the hardware and software necessary to develop application code and perform in-circuit debugging with each MCU in the C8051F000 family. Each kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. It has an RS-232 to JTAG protocol translator module referred to as the EC. There is also a target application board with a C8051F000, F005, F010, or F015 installed and with a large prototyping area. The kit also includes RS-232 and JTAG cables, and wall-mount power supply.

