E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f001r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.4. Programmable Digital I/O and Crossbar

The standard 8051 Ports (0, 1, 2, and 3) are available on the MCUs. All four ports are pinned out on the F000/05/10/15. Ports 0 and 1 are pinned out on the F001/06/11/16, and only Port 0 is pinned out on the F002/07/12/17. The Ports not pinned out are still available for software use as general purpose registers. The Port I/O behave like the standard 8051 with a few enhancements.

Each Port I/O pin can be configured as either a push-pull or open-drain output. Also, the "weak pull-ups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is essentially a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, and P2. (See Figure 1.8.) Unlike microcontrollers with standard multiplexed digital I/O, all combinations of functions are supported.

The on-board counter/timers, serial buses, HW interrupts, ADC Start of Conversion input, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for his particular application.



Figure 1.8. Digital Crossbar Diagram



1.7. Analog to Digital Converter

The C8051F000/1/2/5/6/7 has an on-chip 12-bit SAR ADC with a 9-channel input multiplexer and programmable gain amplifier. With a maximum throughput of 100ksps, the ADC offers true 12-bit accuracy with an INL of \pm 1LSB. The ADC in the C8051F010/1/2/5/6/7 is similar, but with 10-bit resolution. Each ADC has a maximum throughput of 100ksps. Each ADC has an INL of \pm 1LSB, offering true 12-bit accuracy with the C8051F00x, and true 10-bit accuracy with the C8051F01x. There is also an on-board 15ppm voltage reference, or an external reference may be used via the VREF pin.

The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be configured as either two single-ended inputs or a single differential input. The system controller can also put the ADC into shutdown to save power.

A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset).

Conversions can be started in four ways; a software command, an overflow on Timer 2, an overflow on Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or convert continuously. A completed conversion causes an interrupt, or a status bit can be polled in software to determine the end of conversion. The resulting 10 or 12-bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers under software control.

Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within a specified window. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.



Figure 1.10. ADC Diagram



2. ABSOLUTE MAXIMUM RATINGS*

Ambient temperature under bias	
Storage Temperature	65 to 150°C
Voltage on any Pin (except VDD and Port I/O) with respect to DGND	$-0.3V$ to (VDD + 0.3V)
Voltage on any Port I/O Pin or /RST with respect to DGND	0.3V to 5.8V
Voltage on VDD with respect to DGND	0.3V to 4.2V
Maximum Total current through VDD, AV+, DGND and AGND	
Maximum output current sunk by any Port pin	
Maximum output current sunk by any other I/O pin	25mA
Maximum output current sourced by any Port pin	100mA
Maximum output current sourced by any other I/O pin	25mA

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

3. GLOBAL DC ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Analog Supply Voltage	(Note 1)	2.7	3.0	3.6	V
Analog Supply Current	Internal REF, ADC, DAC, Comparators		1	2	mA
	all active				
Analog Supply Current with	Internal REF, ADC, DAC, Comparators		5	20	μA
analog sub-systems inactive	all disabled, oscillator disabled				
Analog-to-Digital Supply				0.5	V
Delta ($ VDD - AV + $)					
Digital Supply Voltage		2.7	3.0	3.6	V
Digital Supply Current with	VDD = 2.7V, Clock=25MHz		12.5		mA
CPU active	VDD = 2.7V, Clock=1MHz		0.5		mA
	VDD = 2.7V, Clock=32kHz		10		μΑ
Digital Supply Current	Oscillator not running		5		μA
(shutdown)					
Digital Supply RAM Data			1.5		V
Retention Voltage					
Specified Operating		-40		+85	°C
Temperature Range					
SYSCLK (System Clock	C8051F005/6/7, C8051F015/6/7	0		25	MHz
Frequency)	(Note 2)				
SYSCLK (System Clock	C8051F000/1/2, C8051F010/1/2	0		20	MHz
Frequency)	(Note 2)				
Tsysl (SYSCLK Low Time)		18			ns
Tsysh (SYSCLK High Time)		18			ns

-40°C to +85°C unless otherwise specified.

Note 1: Analog Supply AV+ must be greater than 1V for VDD monitor to operate. Note 2: SYSCLK must be at least 32 kHz to enable debugging.









Figure 5.14. 12-Bit ADC Window Interrupt Examples, Right Justified Data

Input Voltage (AD0 - AGND)	ADC Data Word		Input Voltage (AD0 - AGND)	ADC Data Word	
REF x (4095/4096)	0x0FFF		REF x (4095/4096)	0x0FFF	
		ADWINT not affected			ADWINT=1
	0x0201			0x0201	
REF x (512/4096)	0x0200	ADC0LTH:ADC0LTL	REF x (512/4096)	0x0200	ADC0GTH:ADC0GTL
	0x01FF			0x01FF	ADWINT
	0x0101	ADVVINT=1		0x0101	not affected
REF x (256/4096)	0x0100	ADC0GTH:ADC0GTL	REF x (256/4096)	0x0100	ADC0LTH:ADC0LTL
	0x00FF	ADWINT not affected		0x00FF	ADWINT=1
0	0x0000		0	0x0000	J
iven: MX0SL = 0x00, A DC0LTH:ADC0L	$\Delta MX0CF = 0$ TL = 0x0200	x00, ADLJST = 0,	Given: AMX0SL = 0x00, AN ADC0LTH:ADC0LT	MX0CF = 0x0 L = 0x0100,	00, ADLJST = 0,

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x0200 and > 0x0100.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x0100 or > 0x0200.

ADWINT=1

ADC0GTH:ADC0GTL ADWINT not affected ADC0LTH:ADC0LTL

Input Voltage (AD0 - AD1)	ADC Data Word	_	Input Voltage (AD0 - AD1)	ADC Data Word
REF x (2047/2048)	0x07FF		REF x (2047/2048)	0x07FF
		ADWINT not affected		
	0x0101			0x0101
REF x (256/2048)	0x0100	ADC0LTH:ADC0LTL	REF x (256/2048)	0x0100
	0x00FF	ADWINT=1		0x00FF
REF x (-1/2048)	0xFFFF	ADC0GTH:ADC0GTL	REF x (-1/2048)	0xFFFF
	0xFFFE			0xFFFE
		ADWINT not affected		
-REF	0xF800		-REF	0xF800

Given:

AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 0, ADC0LTH:ADC0LTL = 0x0100, ADC0GTH:ADC0GTL = 0xFFFF.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x0100 and > 0xFFFF. (Two's Complement math, 0xFFFF = -1.)

ADWINT=1 Given:

AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 0, ADC0LTH:ADC0LTH = 0xFFFF, ADC0GTH:ADC0GTL = 0x0100.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0xFFFF or > 0x0100. (Two's Complement math, 0xFFFF = -1.)



6.2. ADC Modes of Operation

The ADC uses VREF to determine its full-scale voltage, thus the reference must be properly configured before performing a conversion (see Section 9). The ADC has a maximum conversion speed of 100ksps. The ADC conversion clock is derived from the system clock. Conversion clock speed can be reduced by a factor of 2, 4, 8 or 16 via the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR;
- 4. A Timer 2 overflow (i.e. timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "on-demand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag. Note: When conversions are performed "on-demand", the ADCINT flag, not ADBUSY, should be polled to determine when the conversion has completed. Converted data is available in the ADC data word MSB and LSB registers, ADCOH, ADCOL. Converted data can be either left or right justified in the ADCOH:ADCOL register pair (see example in Figure 6.9) depending on the programmed state of the ADLJST bit in the ADCOCN register.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of four different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 3 and lasts for 3 SAR clocks;
- 3. Tracking is active only when the CNVSTR input is low;
- 4. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Modes 1, 2 and 4 (above) are useful when the start of conversion is triggered with a software command or when the ADC is operated continuously. Mode 3 is used when the start of conversion is triggered by external hardware. In this case, the track-and-hold is in its low power mode at times when the CNVSTR input is high. Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes.







6.3. ADC Programmable Window Detector

The ADC programmable window detector is very useful in many applications. It continuously compares the ADC output to user-programmed limits and notifies the system when an out-of-band condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADWINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC Greater-Than and ADC Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Figure 6.14 and Figure 6.15 show example comparisons for reference. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

Figure 6.10. ADC0GTH: ADC Greater-Than Data High Byte Register (C8051F01x)



Figure 6.11. ADC0GTL: ADC Greater-Than Data Low Byte Register (C8051F01x)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 1111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC4
Bits7-0: The low by Definition: ADC Great	te of the ADC er-Than Data	Greater-Th Word = AD	an Data Word C0GTH:ADC	d. COGTL				

Figure 6.12. ADC0LTH: ADC Less-Than Data High Byte Register (C8051F01x)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xC7
Bits7-0: The high by	te of the AD	C Less-Than	Data Word.					

Figure 6.13. ADC0LTL: ADC Less-Than Data Low Byte Register (C8051F01x)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000 SFR Address: 0xC6				
0xC6 Bits7-0: These bits are the low byte of the ADC Less-Than Data Word.												
Definition: ADC Less-'	Definition: ADC Less-Than Data Word = ADC0LTH:ADC0LTL											
								5)				

SILICON LABS

9. VOLTAGE REFERENCE

The voltage reference circuit consists of a 1.2V, 15ppm/°C (typical) bandgap voltage reference generator and a gain-of-two output buffer amplifier. The reference voltage on VREF can be connected to external devices in the system, as long as the maximum load seen by the VREF pin is less than 200µA to AGND (see Figure 9.1).

If a different reference voltage is required, an external reference can be connected to the VREF pin and the internal bandgap and buffer amplifier disabled in software. The external reference voltage must still be less than AV+ - 0.3V. The Reference Control Register, REF0CN (defined in Figure 9.2), provides the means to enable or disable the bandgap and buffer amplifier. The BIASE bit in REF0CN enables the bias circuitry for the ADC and DACs while the REFBE bit enables the bandgap reference and buffer amplifier which drive the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1uA (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to 1. If an external reference is used, REFBE must be set to 0 and BIASE must be set to 1. If neither the ADC nor the DAC are being used, both of these bits can be set to 0 to conserve power. The electrical specifications for the Voltage Reference are given in Table 9.1.

The temperature sensor connects to the highest order input of the A/D converter's input multiplexer (see Figure 5.1 and Figure 5.5 for details). The TEMPE bit within REFOCN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in meaningless data.



Figure 9.1. Voltage Reference Functional Block Diagram



register configured for accessing the external data memory space. Refer to Section 11 (Flash Memory) for further details.





Figure 10.2. Memory Map

10.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record. The stack record is a 32-bit shift register, where each Push or increment SP pushes one record bit onto the register, and each Call or interrupt pushes two record bits onto the register. (A Pop or decrement SP pops one record bit, and a Return pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the Stack, and can notify the debug software even with the MCU running full-speed debug.



not affect the push-pull Port I/O. Furthermore, the weak pullup is turned off on an open-drain output that is driving a 0 to avoid unnecessary power dissipation.

The third and final step is to initialize the individual resources selected using the appropriate setup registers. Initialization procedures for the various digital resources may be found in the detailed explanation of each available function. The reset state of each register is shown in the figures that describe each individual register.





Figure 15.2. Port I/O Cell Block Diagram





R/W P1.7	R/W P1.6	R/W P1.5	R/W P1.4	R/W P1.3	R/W P1.2	R/W P1.1	R/W P1.0	Reset Value 11111111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
							(bit addressable)	0x90	
Bits7-0:	P1.[7:0]								
(Write – Output appears on I/O pins per XBR0, XBR1, and XBR2 registers)									
	0: Logic Low	Output.							
	1: Logic High	Output (hig	h-impedance	if correspond	ding PRT1CI	F.n bit = 0)			
	(Read – Regar	dless of XBF	R0, XBR1, ai	nd XBR2 Reg	gister settings	5).			
	0: P1.n pin is logic low.								
	1: P1.n pin is	logic high.							

Figure 15.8. P1: Port1 Register





Figure 15.10. PRT1IF: Port1 Interrupt Flag Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
IE7	IE6	IE5	IE4	-	-	-	-	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xAD
Bit7:	IE7: External I	nterrupt 7 P	ending Flag.					
	0: No falling e	edge detected	l on P1.7.					
	1: This flag is	set by hardv	vare when a f	alling edge of	on P1.7 is det	tected.		
Bit6:	IE6: External I	nterrupt 6 P	ending Flag.					
	0: No falling e	edge detected	l on P1.6.					
	1: This flag is	set by hardv	vare when a f	alling edge of	on P1.6 is det	tected.		
Bit5:	IE5: External I	nterrupt 5 P	ending Flag.					
	0: No falling e	edge detected	l on P1.5.					
	1: This flag is	set by hardv	vare when a f	alling edge of	on P1.5 is det	tected.		
Bit4:	IE4: External I	nterrupt 4 P	ending Flag.					
	0: No falling e	edge detected	l on P1.4.					
	1: This flag is	set by hardv	vare when a f	alling edge of	on P1.4 is det	tected.		
Bits3-0:	UNUSED. Re	ad = 0000b,	Write = don'	t care.				



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Address:				
Bit7:	TF1: Timer 1 Overflow Flag.Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.0: No Timer 1 overflow detected.1: Timer 1 has overflowed.											
Bit6:	TR1: Timer 1 Run Control.0: Timer 1 disabled.1: Timer 1 enabled.											
Bit5:	TF0: Timer 0 Overflow Flag.Set by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.0: No Timer 0 overflow detected.1: Timer 0 has overflowed.											
Bit4:	TR0: Timer 0 0: Timer 0 dis 1: Timer 0 en	Run Control abled. abled.										
Bit3:	IE1: External Interrupt 1. This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if IT1 = 1. This flag is the inverse of the /INT1 input signal's logic level when IT1 = 0.											
Bit2:	 IT1: Interrupt 1 Type Select. This bit selects whether the configured /INT1 signal will detect falling edge or active-low level-sensitive interrupts. 0: /INT1 is level triggered. 1: /INT1 is edge triggered. 											
Bit1:	IE0: External Interrupt 0. This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if $IT0 = 1$. This flag is the inverse of the /INT0 input signal's logic level when $IT0 = 0$.											
Bit0:	IT0: Interrupt This bit selects level-sensitive 0: /INT0 is lev 1: /INT0 is ed	0 Type Select s whether the interrupts. vel triggered ge triggered	et. e configured	/INTO signal	will detect fa	alling edge or	r active-low					

Figure 19.4. TCON: Timer Control Register



R/W

	Inguiv				515001	
R/W	R/W	R/W	R/W	R/W	R/W	_
C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	

Figure 19.5. TMOD: Timer Mode Register

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 STR Address: 0x89 Bit7: GATE1: Timer 1 Gate Control. 0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level. 1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one. Image: Control Contro	GATE1	C/T	1 T1	IM1 T1N	IO GATE0	C/T0	T0M1	T0M0	00000000		
0x89 Fin: GATE1: Timer 1 Gate Control. Define: 1 enabled when TR1 = 1 irrespective of /INT1 logic level. Define: 1 enabled only when TR1 = 1 AND /INT1 = logic level one. Fin: CT1: Counter/Timer 1 Select. Define: CT1: Counter/Timer 1 select. Counter Function: Timer 1 incremented by clock defined by TIM bit (CKCON.4). Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T). Fits54: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. Fit: Counter/Timer 0 Mode 0: 13-bit counter/timer	Bit7	Bit6	E	Bit5 Bit	4 Bit3	Bit2	Bit1	Bit0	SFR Address:		
 Bif? GATE1: Timer 1 Gate Control. 0. Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level. 1. Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one. Bit6: C/T1: Counter/Timer 1 Select. 0. Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. TIMI T1M0 Mode 0 Mode 0: 13-bit counter/timer 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: TOM1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Timer 1 T0M1 Mode 1: 16-bit counter/timer 0 1 Mode 0: 13-bit counter/timer 1 Mode 3: Two 8-bit counter/timer									0x89		
 Bit7: GATE1: Timer 1 Gate Control. 0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level. 1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one. Bit6: C/T1: Counter/Timer 1 scleet. 0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. TIM1 T1M0 Mode 0 1 Mode 0: 13-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit3: GATE0: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter/Timer 9 liner 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Times 1 to Mode 0: 13-bit counter/timer I do Mode 0: 13-bit counter/tim											
 0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level. 1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one. Bi6: C/T1: Counter/Timer 1 Select. 0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. T1M1 T1M0 Mode 0 1 Mode 0: 13-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. These bits select the Timer 0 operation mode. Total T0M0 Mode 0: 13-bit counter/timer 0 1 Mode 0: 13	Bit7:	GATE1:	Timer 1 G	ate Control.							
 1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one. Biff: C/T1: Counter/Timer 1 Select. 0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. TIMI T1M0 Mode 1: 0 Mode 1: 16-bit counter/timer 0: 1 Mode 2: 8-bit counter/timer with auto-reload 1: 1 Mode 3: Timer 1 Incremented by clock defined by T0M bit (CKCON.3). Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Dits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Dits1-0: 1000 Mode 1: 16-bit counter/timer Dit 1 Mode 1: 16-bit counter/timer Dit 1 Mode 1: 16-bit counter/timer Dit 1 Mode 2: 8-bit counter/timer 		0: Timer	1 enabled	when $TR1 = 1$	irrespective of /I	NT1 logic lev	el.				
 Bité: C/T1: Counter/Timer 1 Select. B: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. TIMI T1M0 Mode 0: 13-bit counter/timer 0 1 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Timer 1 Incremented by clock defined by T0N bit (CKCON.3). B: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 AND /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 logic level. 1: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter/Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Timer 1 0 T0M0 Mode 0: 13-bit counter/timer		1: Timer	1 enabled	only when TR	l = 1 AND /INT1	= logic level	one.				
 Bit6: C/T1: Counter/Timer 1 Select. 0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. TIMI T1M0 Mode 0: 13-bit counter/timer 0 0 Mode 0: 13-bit counter/timer 1 0 Mode 1: 16-bit counter/timer 1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer 8elect. 0: Timer Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: TOM1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Total T00M0 Mode 1: 16-bit counter/timer				5		8					
0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. <u>T1M1 T1M0 Mode</u> <u>0 Mode 0: 13-bit counter/timer</u> 0 1 Mode 1: 16-bit counter/timer 0 1 Mode 2: 8-bit counter/timer with auto-reload 1 0 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Total Total Mode 1: 16-bit counter/timer 0 0 0 1 0 13-bit counter	Bit6:	C/T1: Co	unter/Time	er 1 Select.							
1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. <u>11M1</u> <u>11M0</u> <u>Mode</u> <u>0</u> <u>0 Mode 0: 13-bit counter/timer</u> <u>1 0 Mode 1: 16-bit counter/timer <u>1 1 1 Mode 3: Timer 1 Inactive/stopped</u> Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer 9 Lect. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. <u>101</u> 1 0 0 Mode 0: 13-bit counter/timer <u>101</u> 0 1 Mode 1: 16-bit counter/timer <u>111</u> 0 0 Mode 0: 13-bit counter/timer <u>1111</u> 0 0 Mode 0: 13-bit counter/timer <u>1111</u> 0 0 Mode 0: 13-bit counter/timer </u>		0: Timer	Function:	Timer 1 increm	nented by clock of	lefined by T1	M bit (CKCC	DN.4).			
 (T1). Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. <u>T1M1 T1M0 Mode</u> <u>0 0 Mode 0: 13-bit counter/timer</u> <u>0 1 Mode 1: 16-bit counter/timer</u> <u>1 0 Mode 2: 8-bit counter/timer with auto-reload</u> <u>1 1 Mode 3: Timer 1 Inactive/stopped</u> Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. <u>T0M1 T0M0 Mode</u> 1: 16-bit counter/timer <u>1 0 Mode 2: 8-bit counter/timer</u> <u>1 0 Mode 2: 8-bit counter/timer</u> <u>1 1 Mode 3: Two 8-bit counter/timer</u> 		1: Count	er Functio	n: Timer 1 incr	emented by high	-to-low transit	ions on exter	nal input pin			
Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. Image: T1M1 T1M0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1 T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Image: T10: T10: T10: T10: T10: T10: T10: T10		(T1).									
Bits5-4: T1M1-T1M0: Timer 1 Mode Select. These bits select the Timer 1 operation mode. Image: T1M1 T1M0 Mode 0 0 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1											
These bits select the Timer 1 operation mode. TIMI TIMO Mode 0 Mode 0: 13-bit counter/timer 1 O Mode 2: 8-bit counter/timer 1 Mode 2: 8-bit counter/timer Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 2: 8-bit counter/timer Mode 2: 8-bit counter/timer Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. O: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. ToM1 TOM0 Mode Mode 0: 13-bit counter/timer 0 1 Mode 0: 13-bit counter/timer 1 <th <="" colspan="2" td=""><td>Bits5-4</td><td>: T1M1-T1</td><td>M0: Time</td><td>r 1 Mode Seleo</td><td>ct.</td><td></td><td></td><td></td><td></td></th>	<td>Bits5-4</td> <td>: T1M1-T1</td> <td>M0: Time</td> <td>r 1 Mode Seleo</td> <td>ct.</td> <td></td> <td></td> <td></td> <td></td>		Bits5-4	: T1M1-T1	M0: Time	r 1 Mode Seleo	ct.				
T1M1 T1M0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: TOM1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Image: Toto 1 = 16-bit counter/timer 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <t< td=""><td></td><td>These bit</td><td>s select the</td><td>e Timer 1 opera</td><td>ation mode.</td><td></td><td></td><td></td><td></td></t<>		These bit	s select the	e Timer 1 opera	ation mode.						
TIMI TIM0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 0 1 Mode 2: 8-bit counter/timer with auto-reload 1 0 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Tomit to Mode 0: 13-bit counter/timer 0 0 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer 1 0 Mode 2: 8-bit counter/timer				•							
0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Image: the transmitter of transmitter of transmitter of the transmitter of transmit		T1M1	T1M0	Mode							
0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Image: Description of the time of time of the time of t		0	0	Mode 0: 13-1	oit counter/timer						
1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. 1 Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Image: the transmer of the transmer of transmer		0	1	Mode 1: 16-1	oit counter/timer						
1 1 Mode 3: Timer 1 Inactive/stopped Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. 1 Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Image: Counter for the form of the for		1	0	Mode 2: 8-bi	t counter/timer w	ith auto-reloa	d				
 Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. T0M1 T0M0 Mode 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 		1	1	Mode 3: Tim	er 1 Inactive/stop	oped					
 Bit3: GATE0: Timer 0 Gate Control. 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. ToM1 T0M0 Mode 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 0 Mode 3: Two 8-bit counter/timers											
 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. T0M1 T0M0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Two 8-bit counter/timers 	Bit3:	GATE0:	Timer 0 G	ate Control.							
 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one. Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. T0M1 T0M0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Two 8-bit counter/timers 		0: Timer	0 enabled	when $TR0 = 1$	irrespective of /I	NT0 logic lev	el.				
 Bit2: C/T0: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. T0M1 T0M0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 3: Two 8-bit counter/timers		1: Timer	0 enabled	only when TR	0 = 1 AND / INT($= \log i c \operatorname{level}$	one.				
Bit2: C/10: Counter/Timer Select. 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. Image: Total and the transition of transition of the transition of transit of transition of transite of transition of	D 1.0	a m a . a		a 1							
 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. T0M1 T0M0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Two 8-bit counter/timers 	Bit2:	C/10: Co	unter/Time	er Select.							
1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. 1 1		0: Timer	Function:	Timer 0 increi	nented by clock of	lefined by 10	M bit (CKCC)N.3).			
(10). Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. $\frac{\hline T0M1 T0M0 Mode}{0 0 Mode \ 0: \ 13-bit \ counter/timer} \\ \hline 0 0 Mode \ 0: \ 13-bit \ counter/timer} \\ \hline 1 0 Mode \ 2: \ 8-bit \ counter/timer \ with \ auto-reload} \\ \hline 1 1 Mode \ 3: \ Two \ 8-bit \ counter/timers}$		1: Count	er Functio	n: Timer 0 incr	emented by high	-to-low transit	tions on exter	mal input pin			
Bits1-0: T0M1-T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode.T0M1T0M0Mode00Mode 0: 13-bit counter/timer01Mode 1: 16-bit counter/timer10Mode 2: 8-bit counter/timer with auto-reload11Mode 3: Two 8-bit counter/timers		(10).									
Bits1-0: TOM1-TOM0: Timer 0 Mode Select. These bits select the Timer 0 operation mode. TOM1 TOM0 Mode 0 0 Mode 0: 13-bit counter/timer 0 1 Mode 1: 16-bit counter/timer 1 0 Mode 2: 8-bit counter/timer with auto-reload 1 1 Mode 3: Two 8-bit counter/timers	D:4-1 0		MO. T:	. O Mada Sala							
TOM1TOM0Mode00Mode 0: 13-bit counter/timer01Mode 1: 16-bit counter/timer10Mode 2: 8-bit counter/timer with auto-reload11Mode 3: Two 8-bit counter/timers	Bits1-0	These hit	NNU: Time	Timor O oper	cl.						
T0M1T0M0Mode00Mode 0: 13-bit counter/timer01Mode 1: 16-bit counter/timer10Mode 2: 8-bit counter/timer with auto-reload11Mode 3: Two 8-bit counter/timers		These bit	s select the	e Timer 0 opera	ation mode.						
11100Mode 0: 13-bit counter/timer01Mode 1: 16-bit counter/timer10Mode 2: 8-bit counter/timer with auto-reload11Mode 3: Two 8-bit counter/timers		T0M1	томо	Mode							
01Mode 0: 15-bit counter/timer01Mode 1: 16-bit counter/timer10Mode 2: 8-bit counter/timer with auto-reload11Mode 3: Two 8-bit counter/timers		0	0	Mode 0: 13-1	nit counter/timer						
10Mode 1: 10 bit counter/timer10Mode 2: 8-bit counter/timer with auto-reload11Mode 3: Two 8-bit counter/timers		0	1	Mode 1: 16-1	oit counter/timer						
1 1 Mode 2: 0 of counter/timers 1 1 Mode 3: Two 8-bit counter/timers		1	0	Mode 2: 8-bi	t counter/timer w	vith auto-reloa	d				
		1	1	Mode 3: Two	8-bit counter/tir	ners	~				
		1	1	11000 5. 1 W			I				



R/W

Reset Value

20.1.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.







20.2. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H at the same time. By reading the PCA0L Register first, this allows the PCA0H value to be held (at the time PCA0L was read) until the user reads the PCA0H Register. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS1 and CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 20.2.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1.) Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the microcontroller core is in Idle mode.

CPS1	CPS0	Timebase
0	0	System clock divided by 12
0	1	System clock divided by 4
1	0	Timer 0 overflow
1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)

 Table 20.2.
 PCA Timebase Input Options



Figure 20.7. PCA Counter/Timer Block Diagram



Figure 20.9.	PCA0MD:	PCA	Mode	Register
--------------	---------	-----	------	----------

R/W	R/W	R	z/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CIDL	-		-	-	-	CPS1	CPS0	ECF	00000000
Bit7	Bit6	E	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xD9
Bit7: Bits6-3: Bits2-1:	 Bit7: CIDL: PCA Counter/Timer Idle Control. Specifies PCA behavior when CPU is in Idle Mode. 0: PCA continues to function normally while the system controller is in Idle Mode. 1: PCA operation is suspended while the system controller is in Idle Mode. Bits6-3: UNUSED. Read = 0000b, Write = don't care. Bits2-1: CPS1-CPS0: PCA Counter/Timer Pulse Select. These bits select the timebase source for the PCA counter. 								
ſ	CPS1	CPS0	Time	hase					
-	0	0	Syste	m clock divi	ded by 12				
	0	1	Syste	m clock divi	ded by 4				
	1	0	Time	r 0 overflow	-				
	1 1 High-to-low transitions on ECI (max rate = system clock divided by 4))
 Bit0: ECF: PCA Counter/Timer Overflow Interrupt Enable. This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt. 0: Disable the CF interrupt. 1: Enable a PCA Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set. 									



21.1.1. EXTEST Instruction

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature. All inputs to on-chip logic are set to one.

21.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scan-path latches.

21.1.3. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access to the standard 1-bit JTAG Bypass data register.

21.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

Figure 21.2. DEVICEID: JTAG Device ID Register

Ver	rsion	Part 1	Number	1	Manufacturer ID		1	Reset Value (Varies)
Bit31	Bit28	Bit27	Bit12	Bit11		Bit1	Bit0	1
Version = 0000b (Revision A) or = 0001b (Revision B)								
Part Number = 0000 0000 0000 0000b or = 0000 0000 0000 0010b								
Manufactur	er ID = 0010	0100 001b (Sil	icon Laboratorie	s)				



21.2. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation
0x	Poll
10	Read
11	Write

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/out a single bit.

The Read operation initiates a read from the register addressed by the IR. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by the IR. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is in progress.

Outgoing data from the indirect Data Register has the following format:

19	18:1	0
0	ReadData	Busy

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the result from a byte-read requires 9 bit shifts (Busy + 8 bits).



21.3. Debug Support

Each MCU has on-chip JTAG and debug circuitry that provide *non-intrusive, full speed, in-circuit debug using the production part installed in the end application* using the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, and run and halt commands. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain in sync) while debugging. The WDT is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F000DK, C8051F005DK, C8051F010DK, and C8051F015DK are development kits with all the hardware and software necessary to develop application code and perform in-circuit debugging with each MCU in the C8051F000 family. Each kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. It has an RS-232 to JTAG protocol translator module referred to as the EC. There is also a target application board with a C8051F000, F005, F010, or F015 installed and with a large prototyping area. The kit also includes RS-232 and JTAG cables, and wall-mount power supply.

