



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f005

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.2. C8051F001/06/11/16 Block Diagram



### **1.1.3.** Additional Features

The C8051F000 MCU family has several key enhancements both inside and outside the CIP-51 core to improve its overall performance and ease of use in the end applications.

The extended interrupt handler provides 21 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator 0, a forced software reset, the CNVSTR pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input Pin may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 16MHz) internal oscillator as needed.



Figure 1.5. On-Board Clock and Reset



## **1.8.** Comparators and DACs

The C8051F000 MCU Family has two 12-bit DACs and two comparators on chip (the second comparator, CP1, is not bonded out on the F002, F007, F012, and F017). The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis. Each comparator can generate an interrupt on its rising edge, falling edge, or both. The comparators' output state can also be polled in software. These interrupts are capable of waking up the MCU from idle mode. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode and use the same voltage reference as the ADC. They are especially useful as references for the comparators or offsets for the differential inputs of the ADC.



Figure 1.11. Comparator and DAC Diagram









_		Tigui C 5.			ata moru	MDD Reg		JII UUA)		
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
									00000000	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
									0xBF	
									0.121	
		C Data Wor	d Dita							
	DIIS/-0. AL	C Data Wor	u Dits							
	Fo	r ADLJST =	1: Upper 8-b	its of the 12-	bit ADC Dat	a Word.				
	For ADI IST $-0$ , Bits 7.4 are the sign extension of Bit3. Bits 3.0 are the upper 4 bits of the									
	to the labor - of bits - are the sign extension of bits. Bits 5-6 are the upper +-bits of the									
	12	-bit ADC Dat	ta Word.							

### Figure 5.8. ADC0H: ADC Data Word MSB Register (C8051F00x)







## Figure 5.15. 12-Bit ADC Window Interrupt Examples, Left Justified Data

Input Voltage (AD0 - AGND)	ADC Data Word	_
REF x (4095/4096)	0xFFF0	
		ADWINT not affected
	0x2010	
REF x (512/4096)	0x2000	ADC0LTH:ADC0LTL
	0x1FF0	
	0x1010	ADWINTET
REF x (256/4096)	0x1000	ADC0GTH:ADC0GTL
	0x0FF0	
		ADWINT not affected
0	0x0000	

#### Given:

AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 1, ADC0LTH:ADC0LTL = 0x2000,ADC0GTH:ADC0GTL = 0x1000.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x2000 and > 0x1000.

Input Voltage (AD0 - AGND)	ADC Data Word	
REF x (4095/4096)	0xFFF0	ADWINT=1
	0x2010	<u> </u>
REF x (512/4096)	0x2000	ADC0GTH:ADC0GTL
	0x1FF0	ADWINT not affected
	0x1010	
REF x (256/4096)	0x1000	ADC0LTH:ADC0LTL
	0x0FF0	ADWINT=1
0	0x0000	] ]

#### Given:

AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 1, ADC0LTH:ADC0LTL = 0x1000, ADC0GTH:ADC0GTL = 0x2000.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x1000 or > 0x2000.

ADC Data

Word

0x7FF0

0x1010

0x1000

0x0FF0

0x0000

0xFFF0

0xFFE0

0x8000

ADWINT=1

ADC0GTH:ADC0GTL

ADC0LTH:ADC0LTL

ADWINT=1

ADWINT not affected

Input Voltage (AD0 - AD1)	ADC Data Word		Input Voltage (AD0 - AD1)
REF x (2047/2048)	0x7FF0		REF x (2047/2048)
		ADWINT not affected	
	0x1010		
REF x (256/2048)	0x1000	ADC0LTH:ADC0LTL	REF x (256/2048)
	0x0FF0 0x0000	ADWINT=1	
REF x (-1/2048)	0xFFF0	ADC0GTH:ADC0GTL	REF x (-1/2048)
	0xFFE0		
		ADWINT not affected	
-REF	0x8000		-REF

#### Given:

#### AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 1, ADC0LTH:ADC0LTH = 0xFFF0, ADC0GTH:ADC0GTL = 0x1000.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x1000 and > 0xFFF0. (Two's Complement math.)

AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = 1,

ADC0LTH:ADC0LTL = 0x1000,

ADC0GTH:ADC0GTL = 0xFFF0.

An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0xFFF0 or > 0x1000. (Two's Complement math.)



Given:

# Table 5.1. 12-Bit ADC Electrical Characteristics

VDD = 3.0V, AV + = 3.0V, V	REF = 2.40V (REFBE=0), PGA Gain = 1, -	40°C to +8	5°C unles	s otherwise	e specified.
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY					
Resolution			12		bits
Integral Nonlinearity				± 1	LSB
Differential Nonlinearity	Guaranteed Monotonic			± 1	LSB
Offset Error			-3 ± 1		LSB
Full Scale Error	Differential mode		-7 ± 3		LSB
Offset Temperature			± 0.25		ppm/°C
Coefficient					
DYNAMIC PERFORMAN	CE (10kHz sine-wave input, 0 to –1dB of f	ull scale, 1	00ksps)		
Signal-to-Noise Plus		66	69		dB
Distortion					
Total Harmonic Distortion	Up to the 5 <sup>th</sup> harmonic		-75		dB
Spurious-Free Dynamic			80		dB
Range					
CONVERSION RATE			1	1	
Conversion Time in SAR		16			clocks
Clocks					
SAR Clock Frequency	C8051F000, 'F001, 'F002			2.0	MHz
	C8051F005, 'F006, 'F007			2.5	MHz
Track/Hold Acquisition		1.5			μs
Time				100	1
Throughput Rate				100	ksps
ANALOG INPUTS			1	LIDEE	**
Voltage Conversion Range	Single-ended Mode (AINn – AGND)	0		VREF	V
Level XI alterna	Differential Mode $ (AINn+) - (AINm-) $			- ILSB	17
Input Voltage	Any Alinn pin	AGND	10	AV+	V T
Input Capacitance			10		рг
Lincority			10.20		00
			$\pm 0.20$		<u>د</u>
Absolute Accuracy	DCA Cair 1		$\pm 3$		<u>د</u>
Gain	PGA Gain = 1		2.80		mV/°C
Gain Error $(\pm 1\sigma)$	PGA Gain = 1		± 33.5		$\mu V/^{\circ}C$
Offset	$PGA Gain = 1, Temp = 0^{\circ}C$		776		mV
Offset Error $(\pm 1\sigma)$	$PGA Gain = 1, Temp = 0^{\circ}C$		$\pm 8.51$		mV
POWER SPECIFICATION	IS				
Power Supply Current (AV+ supplied to ADC)	Operating Mode, 100ksps		450	900	μA
Power Supply Rejection			± 0.3		mV/V



## Figure 6.15. 10-Bit ADC Window Interrupt Examples, Left Justified Data





# 10. CIP-51 CPU

The MCUs' system CPU is the CIP-51. The CIP-51 is fully compatible with the MCS-51<sup>TM</sup> instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are four 16-bit counter/timers (see description in Section 19), a full-duplex UART (see description in Section 18), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 10.3), and four byte-wide I/O Ports (see description in Section 14). The CIP-51 also includes on-chip debug hardware (see description in Section 21), and interfaces directly with the MCUs' analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

#### Features

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 10.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25MHz Clock
- 0 to 25MHz Clock Frequency (on 'F0x5/6/7)
- Four Byte-Wide I/O Ports
- Extended Interrupt Handler

- Reset Input
- Power Management Modes
- On-chip Debug Circuitry
- Program and Data Memory Security







## **10.3. SPECIAL FUNCTION REGISTERS**

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51<sup>TM</sup> instruction set. Table 10.3 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed any time the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 10.3, for a detailed description of each register.

F8	SPI0CN	PCA0H	PCA0CPH0	PCA0CPH1	PCA0CPH2	PCA0CPH3	PCA0CPH4	WDTCN
F0	В						EIP1	EIP2
E8	ADC0CN	PCA0L	PCA0CPL0	PCA0CPL1	PCA0CPL2	PCA0CPL3	PCA0CPL4	RSTSRC
E0	ACC	XBR0	XBR1	XBR2			EIE1	EIE2
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	
D0	PSW	REF0CN	DAC0L	DAC0H	DAC0CN	DAC1L	DAC1H	DAC1CN
C8	T2CON		RCAP2L	RCAP2H	TL2	TH2		SMB0CR
C0	SMB0CN	<b>SMB0STA</b>	SMB0DAT	SMB0ADR	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH
B8	IP		AMX0CF	AMX0SL	ADC0CF		ADC0L	ADC0H
B0	P3	OSCXCN	OSCICN				FLSCL	FLACL***
A8	IE					PRT1IF		EMI0CN***
A0	P2				PRT0CF	PRT1CF	PRT2CF	PRT3CF
98	SCON	SBUF	SPI0CFG	SPI0DAT		SPIOCKR	CPT0CN	CPT1CN
90	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H		
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	PO	SP	DPL	DPH				PCON
	$1_{0(8)}$	1(9)	2(A)	3(B)	4( <del>C</del> )	5(D)	6(E)	7(F)

 Table 10.2.
 Special Function Register Memory Map

Bit Addressable

### **Table 10.3. Special Function Registers**

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

\* Refers to a register in the C8051F000/1/2/5/6/7 only.

\*\* Refers to a register in the C8051F010/1/2/5/6/7 only.

\*\*\* Refers to a register in the C8051F005/06/07/15/16/17 only.

Address	Register	Description	Page No.
0xE0	ACC	Accumulator	76
0xBC	ADC0CF	ADC Configuration	33*, 42**
0xE8	ADC0CN	ADC Control	34*, 45**
0xC5	ADC0GTH	ADC Greater-Than Data Word (High Byte)	36*, 47**
0xC4	ADC0GTL	ADC Greater-Than Data Word (Low Byte)	36*, 47**
0xBF	ADC0H	ADC Data Word (High Byte)	35*, 46**
0xBE	ADC0L	ADC Data Word (Low Byte)	35*, 46**



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
FOSE	FRAE FLASCL										
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0xB6			
Bit7:	FOSE: Flash One-Shot Timer Enable										
21071	0: Flash One-shot timer disabled.										
	1: Flash One-shot timer enabled										
Bit6:	FRAE: Flash Read Always Enable										
	0: Flash reads per one-shot timer										
	1: Flash alwa	ys in read mo	ode								
Bits5-4:	UNUSED. Re	ead = 00b, W	rite = don't d	care.							
Bits3-0:	FLASCL: Flas	sh Memory T	Timing Presca	aler.							
	This register s	pecifies the p	prescaler valu	e for a given	system clock	c required to	generate the				
	correct timing	for Flash wr	ite/erase ope	rations. If the	e prescaler is	set to 1111b	, Flash				
	write/erase op	erations are o	lisabled.								
	0000: System	Clock < 50k	Hz								
	0001: 50kHz s	≤ System Cl	ock < 100 kH	Z							
	0010: 100kHz	$z \leq System C$	lock < 200 kl	Hz							
	0011: 200kHz	$s \leq System C$	lock < 400 kl	Hz							
	0100: 400kHz	$s \leq System C$	lock < 800 kl	Hz							
	0101: 800kHz	$\leq$ System C	lock < 1.6M	Hz							
	0110: 1.6MHz	$z \leq System C$	Clock < 3.2M	Hz							
	0111: 3.2MHz	$z \leq System C$	Clock < 6.4M	Hz							
	1000: 6.4MHz	$z \leq System C$	Clock < 12.8N	МНz							
	1001: 12.8MH	$Iz \leq System$	Clock < 25.6	5MHz							
	1010: 25.6MH	$Jz \leq System$	Clock < 51.2	2MHz *							
	1011, 1100, 1	101, 1110: R	eserved Valu	ies							
	1111: Flash M	lemory Write	/Erase Disab	oled							
		2									
	The prescaler	value is the s	mallest value	e satisfying th	ne following of	equation:					
	FLASCL > lo	g <sub>2</sub> (System Cl	ock / 50kHz	)	_	-					
	* For test purp	poses. The C	8051F000 fa	mily is not g	uaranteed for	operation ov	ver 25MHz.				

# Figure 11.4. FLSCL: Flash Memory Timing Prescaler





 Table 15.1. Crossbar Priority Decode

In the Priority Decode Table, a dot ( $\bullet$ ) is used to show the external Port I/O pin (column) to which each signal (row) can be assigned by the user application code via programming registers XBR2, XBR1, and XBR0.



DAV	D (11)	DAU	DAV	DAV	DAU	DAV	DAV	D 111			
R/W		R/W T2E	R/W	R/W TIE	R/W	R/W TOE	R/W CDIOEN	Reset Value			
Bit7	E IZEAE Bit6	12E Bit5	Bit4	Bit3	Bit2	Rit1	Bit0	SFR Address			
Ditt	Dito	Dits	DIT	Dits	DILZ	Diti	Dito	0xE2			
Bit7.	SYSCKE: SYSCLK Output Enable Bit										
Dit/.	0. SYSCLK1	inavailable a	at Port pin								
		utput routed	to Port Pin								
Bit6.	T2EXE T2EX	CEnable Bit									
Dito.	0. T2EX una	vailable at Po	ort nin								
	1. T2EX rout	ed to Port Pi	n								
Bit5.	T2E: T2 Enab	le Bit									
Dito.	0. T2 unavail	able at Port	nin								
	1. T2 muted f	o Port Pin	pin.								
Bit4.	INTIE: /INTI	Enable Bit									
Dit i.	0 /INT1 una	vailable at Po	ort pin								
	1. /INT1 rout	ed to Port Pi	n								
Bit3.	T1E: T1 Enab	le Rit									
Dito.	0. T1 unavail	able at Port	nin								
	1. T1 routed t	o Port Pin	pin.								
Bit2.	INTOE: /INTO	Enable Bit									
DR2.	0 /INTO up a	vailable at P	ort nin								
	1: /INT0 rout	ed to Port Pi	n								
Bit1.	TOE: TO Enab	le Bit									
Ditt.	0. T0 unavail	able at Port	nin								
	1. T0 routed f	o Port Pin	pin.								
Bit0.	CP10EN: Co	mparator 1 (	)utnut Enable	Bit							
Dito.	$0^{\circ}$ CP1 upava	ilable at Por	t nin	Dit							
	1: CP1 routed	to Port Pin	t pin.								

# Figure 15.4. XBR1: Port I/O CrossBar Register 1



## 15.3. General Purpose Port I/O

Each MCU has four byte-wide, bi-directional parallel ports that can be used general purpose I/O. Each port is accessed through a corresponding special function register (SFR) that is both byte addressable and bit addressable. When writing to a port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the port's input pins are returned regardless of the XBRn settings (i.e. even when the pin is assigned to another signal by the Crossbar, the Port Register can always still read its corresponding Port I/O pin). The exception to this is the execution of the *read-modify-write* instructions. The *read-modify-write* instructions when operating on a port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a port SFR. For these instructions, the value of the port register (not the pin) is read, modified, and written back to the SFR.

### 15.4. Configuring Ports Which are not Pinned Out

P2 and P3 are not pinned out on the F001/06/11/16. P1, P2, and P3 are not pinned out on the F002/07/12/17. These port registers (and corresponding interrupts, where applicable) are still available for software use in these reduced pin count MCUs. Whether used or not in software, it is recommended not to let these port drivers go to high impedance state. This is prevented after reset by having the weak pull-ups enabled as described in the XBR2 register. It is recommended that each output driver for ports not pinned out should be configured as push-pull using the corresponding PRTnCF register. This will inhibit a high impedance state even if the weak pull-up is disabled.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
FU.7	FU.0 Bit6	FU.J Dit5	FU.4	FU.3 Dit2	FU.2 Dit2	FU.1	F U.U Bit0	SFR Address	
DIL/	DIIO	БЦЭ	DII4	БЦЭ	DII2	DILI		Orreo	
							(bit addressable)	0200	
Bits7-0: P	0.[7:0]								
C	Write – Outp	ut appears on	I/O pins per	XBR0, XBR	R1, and XBR2	2 Registers)			
Ô	: Logic Low	Output.	1 1	,	,	<i>U</i> ,			
1	: Logic High	Output (hig	h-impedance	if correspond	ding PRT0CI	F.n bit $= 0$ )			
0	Read – Regar	dless of XBF	R0. XBR1. ar	nd XBR2 Reg	gister settings	.).			
Ó	: P0.n pin is	logic low.	-,,						
1: P0 n pin is logic high									
1	· • • • • • • • • • • • • • • • • • • •	iogie ingli.							

Figure	15.6.	<b>P0:</b>	Port0	Register
	10.00	<b>.</b>	1 01 00	LUGIOUU

Figure 15.7. PRT0CF: Port0 Configuration Register





Figure 16.2 shows a typical SMBus configuration. The SMBus interface will work at any voltage between 3.0V and 5.0V and different devices on the bus may operate at different voltage levels. The SCL (serial clock) and SDA (serial data) lines are bi-directional. They must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. When the bus is free, both lines are pulled high. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300ns and 1000ns, respectively.





### **16.1.** Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The *I*<sup>2</sup>*C*-bus and how to use it (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.



Figure 17.2. Typical SPI Interconnection



### **17.1.** Signal Descriptions

The four signals used by the SPI (MOSI, MISO, SCK, NSS) are described below.

### 17.1.1. Master Out, Slave In

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. Data is transferred most-significant bit first.

### 17.1.2. Master In, Slave Out

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. Data is transferred most-significant bit first. A SPI slave places the MISO pin in a high-impedance state when the slave is not selected.

#### 17.1.3. Serial Clock

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines.

#### 17.1.4. Slave Select

The slave select (NSS) signal is an input used to select the SPI module when in slave mode by a master, or to disable the SPI module when in master mode. When in slave mode, it is pulled low to initiate a data transfer and remains low for the duration of the transfer.



### **19.2.** Timer 2

Timer 2 is a 16-bit counter/timer formed by the two 8-bit SFRs: TL2 (low byte) and TH2 (high byte). As with Timers 0 and 1, Timer 2 can use either the system clock or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/T2 bit (T2CON.1) selects the clock source for Timer 2. Clearing C/T2 selects the system clock as the input for the timer (divided by either one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to 1, high-to-low transitions at the T2 input pin increment the counter/timer register. (Refer to Section 14 for information on selecting and configuring external I/O pins.) Timer 2 can also be used to start an ADC Data Conversion.

Timer 2 offers capabilities not found in Timer 0 and Timer 1. It operates in one of three modes: 16-bit Counter/Timer with Capture, 16-bit Counter/Timer with Auto-Reload or Baud Rate Generator Mode. Timer 2's operating mode is selected by setting configuration bits in the Timer 2 Control (T2CON) register. Below is a summary of the Timer 2 operating modes and the T2CON bits used to configure the counter/timer. Detailed descriptions of each mode follow.

RCLK	TCLK	CP/RL2	TR2	Mode	
0	0	1	1	16-bit Counter/Timer with Capture	
0	0	0	1	16-bit Counter/Timer with Auto-Reload	
0	1	Х	1	Baud Rate Generator for TX	
1	0	X	1	Baud Rate Generator for RX	
1	1	Х	1	Baud Rate Generator for TX and RX	
Х	Х	Х	0	Off	



### 19.2.1. Mode 0: 16-bit Counter/Timer with Capture

In this mode, Timer 2 operates as a 16-bit counter/timer with capture facility. A high-to-low transition on the T2EX input pin causes the 16-bit value in Timer 2 (TH2, TL2) to be loaded into the capture registers (RCAP2H, RCAP2L).

Timer 2 can use either SYSCLK, SYSCLK divided by 12, or high-to-low transitions on the external T2 pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/T2 bit (T2CON.1) selects the system clock as the input for the timer (divided by one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to logic 1, a high-to-low transition at the T2 input pin increments the counter/timer register. As the 16-bit counter/timer register increments and overflows from 0xFFFF to 0x0000, the TF2 timer overflow flag (T2CON.7) is set and an interrupt will occur if the interrupt is enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RL2 (T2CON.0) and the Timer 2 Run Control bit TR2 (T2CON.2) to logic 1. The Timer 2 External Enable EXEN2 (T2CON.3) must also be set to logic 1 to enable a capture. If EXEN2 is cleared, transitions on T2EX will be ignored.



Figure 19.11. T2 Mode 0 Block Diagram



### 19.2.2. Mode 1: 16-bit Counter/Timer with Auto-Reload

The Counter/Timer with Auto-Reload mode sets the TF2 timer overflow flag when the counter/timer register overflows from 0xFFFF to 0x0000. An interrupt is generated if enabled. On overflow, the 16-bit value held in the two capture registers (RCAP2H, RCAP2L) is automatically loaded into the counter/timer register and the timer is restarted.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RL2 bit. Setting TR2 to logic 1 enables and starts the timer. Timer 2 can use either the system clock or transitions on an external input pin as its clock source, as specified by the C/T2 bit. If EXEN2 is set to logic 1, a high-to-low transition on T2EX will also cause Timer 2 to be reloaded. If EXEN2 is cleared, transitions on T2EX will be ignored.



Figure 19.12. T2 Mode 1 Block Diagram



### 21.2. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation
0x	Poll
10	Read
11	Write

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/out a single bit.

The Read operation initiates a read from the register addressed by the IR. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by the IR. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is in progress.

Outgoing data from the indirect Data Register has the following format:

19	18:1	0
0	ReadData	Busy

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the result from a byte-read requires 9 bit shifts (Busy + 8 bits).

