

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f010r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2. On-Board Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general-purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F005/06/07/15/16/17 MCUs additionally has a 2048 byte RAM block in the external data memory address space. This 2048 byte block can be addressed over the entire 64k external data memory address range (see Figure 1.6).

The MCU's program memory consists of 32k + 128 bytes of FLASH. This memory may be reprogrammed insystem in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0x7E00 to 0x7FFF are reserved for factory use. There is also a single 128-byte sector at address 0x8000 to 0x807F, which may be useful as a small table for software constants or as additional program space. See Figure 1.6 for the MCU system memory map.



Figure 1.6. On-Board Memory Map



5.3. ADC Programmable Window Detector

The ADC programmable window detector is very useful in many applications. It continuously compares the ADC output to user-programmed limits and notifies the system when an out-of-band condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADWINT in ADCOCN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC Greater-Than and ADC Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Figure 5.14 and Figure 5.15 show example comparisons for reference. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

Figure 5.10. ADC0GTH: ADC Greater-Than Data High Byte Register (C8051F00x)



Figure 5.11. ADC0GTL: ADC Greater-Than Data Low Byte Register (C8051F00x)



Figure 5.12. ADC0LTH: ADC Less-Than Data High Byte Register (C8051F00x)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7 Bits7-0: The high by	Bit6 te of the AD	Bit5 C Less-Than	Bit4 Data Word.	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC7

Figure 5.13. ADC0LTL: ADC Less-Than Data Low Byte Register (C8051F00x)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC6
Definition:	re the low by Гhan Data W							



Figure 6.15. 10-Bit ADC Window Interrupt Examples, Left Justified Data





Figure 7.5. DAC1H: DAC1 High Byte Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD6
Bits7-0: DA	AC1 Data Wo	rd Most Sigr	iificant Byte.					

Figure 7.6. DAC1L: DAC1 Low Byte Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7 Bits7-0: DA	Bit6 AC1 Data Wo	Bit5 ord Least Sign	Bit4 nificant Byte.	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xD5

Figure 7.7. DAC1CN: DAC1 Control Register

R/W								
1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
DAC1EN	-	-	-	-	DAC1DF2	DAC1DF1	DAC1DF0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xD7
Bit7: DA	ACIEN DAG	C1 Enable Bit	ł					
				disabled D	AC1 is in low	nower shut	lown mode	
					1 is operation		iown mode.	
		d = 0000b; V			1 is operation			
		AC1 Data Fo		care				
				AC1 Data	Word is in DA	C1H[3·0] 5	while the least	
00		t byte is in D.		DACI Data		CIII[5.0], v	vinic the least	
-	U	AC1H	ACIL.	1		711		
	D.	MSB			DAC		LSB	
		WIGD					Lob	
	significan	t 7-bits is in I AC1H			/ord is in DA			
	MSE	3					LSB	
01	0: The most significan	significant 6- t 6-bits is in I			Vord is in DA			
01	0: The most significan D	significant 6-			/ord is in DA	C1L		
01	0: The most significan	significant 6- t 6-bits is in I						
	0: The most significan D MSB 1: The most significan	significant 6- t 6-bits is in I AC1H J significant 7- t 5-bits is in I	DAC1L[7:2].	AC1 Data W	DAC DAC	C1L LSB C1H[6:0], wi	hile the least	
	0: The most significan D MSB 1: The most significan	significant 6- t 6-bits is in I AC1H	DAC1L[7:2].	AC1 Data W	DAG	C1L LSB C1H[6:0], wi	hile the least	
	0: The most significan D. MSB 1: The most significan D.	significant 6- t 6-bits is in I AC1H J significant 7- t 5-bits is in I	DAC1L[7:2].	AC1 Data W	DAC DAC	C1L LSB C1H[6:0], wi	hile the least	
01	0: The most significan D. MSB 1: The most significan D. B X: The most	significant 6- t 6-bits is in I AC1H significant 7- t 5-bits is in I AC1H significant by	DAC1L[7:2]. bits of the D DAC1L[7:3].	AC1 Data W	DAC DAC	C1L LSB C1H[6:0], wh C1L LSB	hile the least	
01	0: The most significan D 	significant 6- t 6-bits is in I AC1H significant 7- t 5-bits is in I AC1H significant by t nybble is in	DAC1L[7:2]. bits of the D DAC1L[7:3].	AC1 Data W	DAC Vord is in DAC DAC	C1L LSB C1H[6:0], wh C1L LSB 1H, while the	hile the least	
01	0: The most significan D 	significant 6- t 6-bits is in I AC1H significant 7- t 5-bits is in I AC1H significant by	DAC1L[7:2]. bits of the D DAC1L[7:3].	AC1 Data W	DAC Jord is in DA DAC	C1L LSB C1H[6:0], wh C1L LSB 1H, while the	hile the least	



register configured for accessing the external data memory space. Refer to Section 11 (Flash Memory) for further details.



Figure 10.6.	PSW: Program	n Status Word
--------------	---------------------	---------------

CY	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
	AC	F0	RS1	RS0	OV	F1	PARITY	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Addres 0xD0
Bit7:	CY: Carry Fla This bit is set (subtraction).	when the las				(addition) o	or a borrow	
Bit6:	AC: Auxiliary This bit is set borrow from (operations.	when the las						
Bit5:	F0: User Flag This is a bit-ad		eneral purpo	se flag for us	e under softw	are control		
Bits4-3	RS1-RS0: Reg These bits sele			used during	register acces	ses.		
	RS1 RS	0 Registe	er Bank	Address				
	0 0			x00-0x07				
	0 1			x08-0x0F				
	1 0		2 0	x10-0x17				
	1 1	,	3 0	x18-0x1F				
Bit2:	 A MUL i A DIV in The OV bit is other cases. 	Rn, A" instr 7 Flag. to 1 under th , ADDC, or 5 nstruction re istruction cau 6 cleared to 0	uction. e following o SUBB instru sults in an o ises a divide	circumstance: ction causes verflow (resu -by-zero conc	s: a sign-change lt is greater th lition.	overflow. an 255) .		
Bit1:	F1: User Flag This is a bit-a		eneral purpo	se flag for us	e under softw	are control		
	DADITV. Dor	ity Flag.						



10.5. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 10.15 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

10.5.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU will resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

Note: If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from Idle mode when a future interrupt occurs. Any instructions that set the IDLE bit should be followed by an instruction that has 2 or more opcode bytes, for example:

// in 'C': PCON = 0x01; PCON = PCON;	<pre>// set IDLE bit // followed by a 3-cycle dummy instruction</pre>
; in assembly: ORL PCON, #01h MOV PCON, PCON	; set IDLE bit ; followed by a 3-cycle dummy instruction

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 13.8 Watchdog Timer for more information on the use and configuration of the WDT.

10.5.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.



If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of 100µsec.

Figure 10.15. PCON: Power Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SMOD	GF4	GF3	GF2	GF1	GF0	STOP	IDLE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Bit7:	SMOD: Serial 0: Serial Port b 1: Serial Port b	aud rate is t	hat defined b	y Serial Port				0x87
Bits6-2:	GF4-GF0: Gei These are gene	-	-	under softwa	re control.			
Bit1:	STOP: Stop M							
	Setting this bit 1: Goes into p	-		-		always be rea	id as 0.	
Bit0:	IDLE: Idle Mo	ode Select.						
	Setting this bit	1				•		
	1: Goes into it Ports, and		shuts off cloc herals are sti		t clock to Ti	mers, Interruj	pts, Serial	



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
FOSE	FRAE	-	-		FLA	SCL		1000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
Bit7: I	FOSE: Flash C	ne-Shot Tir	ner Enable					
): Flash One-s							
1	1: Flash One-s	shot timer er	nabled					
Bit6: I	FRAE: Flash F	Read Always	Enable					
(D: Flash reads	per one-sho	t timer					
1	1: Flash alway	s in read mo	ode					
Bits5-4: U	UNUSED. Re	ad = 00b, W	rite = don't c	are.				
Bits3-0: I	FLASCL: Flas	h Memory 7	Timing Presca	ler.				
	This register sp			0	•	1	0	
	correct timing		1	ations. If th	e prescaler is	set to 1111b	, Flash	
	write/erase ope							
	0000: System (
	$0001:50 \text{kHz} \le$	•						
	0010: 100kHz	•						
(0011: 200kHz	\leq System C	clock < 400 kH	Iz				
(0100: 400kHz	\leq System C	Clock < 800 kH	Iz				
(0101: 800kHz	\leq System C	Clock < 1.6MH	Ηz				
(0110: 1.6MHz	\leq System (Clock < 3.2MI	Hz				
(0111: 3.2MHz	\leq System (Clock < 6.4MI	Hz				
1	1000: 6.4MHz	\leq System (Clock < 12.8 M	1Hz				
1	1001: 12.8MH	$z \leq System$	Clock < 25.6	MHz				
]	1010: 25.6MH	$z \leq System$	Clock < 51.2	MHz *				
]	1011, 1100, 11	01, 1110: R	eserved Value	es				
1	1111: Flash M	emory Write	e/Erase Disabl	led				
	The prescaler v				ne following	equation:		
]	FLASCL > log	22(System C	lock / 50kHz)					
;	* For test purp	oses. The C	28051F000 fai	nily is not g	uaranteed for	operation ov	ver 25MHz.	

Figure 11.4. FLSCL: Flash Memory Timing Prescaler



13. RESET SOURCES

The reset circuitry of the MCUs allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the CIP-51 halts program execution, forces the external port pins to a known state and initializes the SFRs to their defined reset values. Interrupts and timers are disabled. On exit, the program counter (PC) is reset, and program execution starts at location 0x0000.

All of the SFRs are reset to predefined values. The reset values of the SFR bits are defined in the SFR detailed descriptions. The contents of internal data memory are not changed during a reset and any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic ones), activating internal weak pull-ups which take the external I/O pins to a high state. The weak pull-ups are enabled during and after the reset. If the source of reset is from the VDD Monitor or writing a 1 to PORSF, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the MCU uses the internal oscillator running at 2MHz as the system clock by default. Refer to Section 14 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval. (Section 13.8 details the use of the Watchdog Timer.)

There are seven sources for putting the MCU into the reset state: power-on/power-fail, external /RST pin, external CNVSTR signal, software commanded, Comparator 0, Missing Clock Detector, and Watchdog Timer. Each reset source is described below:







R	R/W	R/W	R/W	R	R	R/W	R	Reset Value
JTAGRS	Γ CNVRSEF	CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	XXXXXXXX
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xEF
(Note:	Do not use read	-modify-wri	te operations	on this regis	ter.)			
Bit7:	JTAGRST. J7							
	0: JTAG is no		n reset state.					
	1: JTAG is in							
Bit6:	CNVRSEF: C	onvert Start	Reset Source	Enable and	Flag			
	Write							
	0: CNVSTR i							
	1: CNVSTR i	s a reset sou	rce (active lo	w)				
	Read	•						
	0: Source of p							
D'/C	1: Source of p							
Bit5:	CORSEF: Con	nparator 0 Re	eset Enable a	nd Flag				
	Write	. 0 :	4					
	0: Comparato							
	1: Comparato Read	r 0 is a reset	source (activ	e low)				
	Note: The valu	10 road from	CODSEE	ot defined if	Comparator	0 has not had	n anablad as	
	a reset source.		CORSEPTS	iot defined fi	Comparator	o has not bee	in enabled as	
	0: Source of p	rior reset w	as not from C	omparator 0				
	1: Source of p							
Bit4:	SWRSF: Softv							
Dit i.	Write	ware Reset I	oree and r ha	>				
	0: No Effect							
	1: Forces an in	nternal reset	. /RST pin is	not effected				
	Read		I I I					
	0: Prior reset	source was r	not from write	e to the SWR	SF bit.			
	1: Prior reset	source was f	rom write to	the SWRSF	oit.			
Bit3:	WDTRSF: Wa	atchdog Tim	er Reset Flag					
	0: Source of p	prior reset wa	as not from V	VDT timeout.				
	1: Source of p	prior reset wa	as from WDT	timeout.				
Bit2:	MCDRSF: Mi	ssing Clock	Detector Flag	g				
	0: Source of p							
	1: Source of p				tector timeou	t.		
Bit1:	PORSF: Powe	er-On Reset I	Force and Fla	ıg				
	Write							
	0: No effect							
	1: Forces a Po	ower-On Res	et. /RST is c	lriven low.				
	Read	•		0 D				
	0: Source of p							
D:40	1: Source of p							
Bit0:	PINRSF: HW		-	ост ":»				
	0: Source of p							
	1: Source of p	mor reset wa	as moin /KST	pm.				

Figure 13.4. RSTSRC: Reset Source Register



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
SYSCKE	T2EXE	T2E	INT1E	T1E	INT0E	T0E	CP10EN	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xE2				
Bit7: S	SYSCKE: SYSCLK Output Enable Bit											
0:	0: SYSCLK unavailable at Port pin. 1: SYSCLK output routed to Port Pin.											
1:												
Bit6: T	•											
0:	: T2EX unav	ailable at Po	ort pin.									
1:	: T2EX route	d to Port Pi	n. –									
Bit5: T	2E: T2 Enabl	e Bit										
0:	: T2 unavaila	ble at Port p	oin.									
1:	1: T2 routed to Port Pin.											
Bit4: IN	NT1E: /INT1	Enable Bit										
0:	: /INT1 unav	ailable at Po	ort pin.									
1:	: /INT1 route	d to Port Pi	n.									
Bit3: T	1E: T1 Enabl	e Bit										
0:	: T1 unavaila	ble at Port p	oin.									
1:	: T1 routed to	o Port Pin.										
Bit2: IN	NT0E: /INT0	Enable Bit										
0:	0: /INT0 unavailable at Port pin.											
1:	1: /INTO routed to Port Pin.											
Bit1: T	OE: TO Enabl	e Bit										
0:	: T0 unavaila	ble at Port p	oin.									
1:	1: T0 routed to Port Pin.											
Bit0: C	CP10EN: Comparator 1 Output Enable Bit											
0:	0: CP1 unavailable at Port pin.											
1:	1: CP1 routed to Port Pin.											

Figure 15.4. XBR1: Port I/O CrossBar Register 1



16.6.1. Control Register

The SMBus Control register SMB0CN is used to configure and control the SMBus interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is cleared to logic 0 by hardware when a STOP condition is present on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus interface. Clearing the ENSMB flag to logic 0 disables the SMBus interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset a SMBus communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put the SMBus in a master mode. If the bus is free, the SMBus hardware will generate a START condition. If the bus is not free, the SMBus hardware waits for a STOP condition to free the bus and then generates a START condition after a 5 μ s delay per the SMB0CR value. (In accordance with the SMBus protocol, the SMBus interface also considers the bus free if the bus is idle for 50 μ s and no STOP condition was recognized.) If STA is set to logic 1 while the SMBus is in master mode and one or more bytes have been transferred, a repeated START condition will be generated. To ensure proper operation, the STO flag should be explicitly cleared before setting STA to a logic 1.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus interface is in master mode, the hardware generates a STOP condition on the SMBus. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the SMBus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. The SMBus hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus interface enters one of 27 possible states. If interrupts are enabled for the SMBus interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software. While SI is set to logic 1, the clock-low period of the serial clock will be stretched and the serial transfer is suspended.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACKNOWLEDGE (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NOT ACKNOWLEDGE (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.

Setting the SMBus Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the SMBus Free Timeout feature. If SCL and SDA remain high for the SMBus Free Timeout given in the SMBus Clock Rate Register (Figure 16.5), the bus will be considered free and a Start will be generated if pending. The bus free period should be greater than 50µs.

Setting the SMBus timeout enable bit (TOE, SMB0CN.0) to logic 1 enables Timer 3 to count up when the SCL line is low and Timer 3 is enabled. If Timer 3 overflows, a Timer 3 interrupt will be generated, which will alert the CPU that a SMBus SCL low timeout has occurred.



18.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (see timing diagram in Figure 18.6). On transmit, the ninth data bit is determined by the value in TB8 (SCON.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB8 (SCON.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the 9th bit must be logic 1.

If these conditions are met, the eight bits of data are stored in SBUF, the ninth bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate in Mode 2 is a direct function of the system clock frequency as follows:

Mode 2 Baud Rate = $2^{SMOD} * (SYSCLK / 64)$.

The SMOD bit (PCON.7) selects whether to divide SYSCLK by 32 or 64. In the formula, 2 is raised to the power SMOD, resulting in a baud rate of either 1/32 or 1/64 of the system clock frequency. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default.





18.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 is the same as Mode 2 in all respects except the baud rate is variable. The baud rate is determined in the same manner as for Mode 1. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Timer 1 or Timer 2 overflows generate the baud rate just as with Mode 1. In summary, Mode 3 transmits using the same protocol as Mode 2 but with Mode 1 baud rate generation.



18.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the SM2 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB8 = 1) signifying an address byte has been received. In the UART's interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its SM2 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their SM2 bits set and do not generate interrupts on the received, the addressed slave resets its SM2 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



Figure 18.7. UART Multi-Processor Mode Interconnect Diagram



19.2. Timer 2

Timer 2 is a 16-bit counter/timer formed by the two 8-bit SFRs: TL2 (low byte) and TH2 (high byte). As with Timers 0 and 1, Timer 2 can use either the system clock or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/T2 bit (T2CON.1) selects the clock source for Timer 2. Clearing C/T2 selects the system clock as the input for the timer (divided by either one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to 1, high-to-low transitions at the T2 input pin increment the counter/timer register. (Refer to Section 14 for information on selecting and configuring external I/O pins.) Timer 2 can also be used to start an ADC Data Conversion.

Timer 2 offers capabilities not found in Timer 0 and Timer 1. It operates in one of three modes: 16-bit Counter/Timer with Capture, 16-bit Counter/Timer with Auto-Reload or Baud Rate Generator Mode. Timer 2's operating mode is selected by setting configuration bits in the Timer 2 Control (T2CON) register. Below is a summary of the Timer 2 operating modes and the T2CON bits used to configure the counter/timer. Detailed descriptions of each mode follow.

RCLK	TCLK	CP/RL2	TR2	Mode
0	0	1	1	16-bit Counter/Timer with Capture
0	0	0	1	16-bit Counter/Timer with Auto-Reload
0	1	Х	1	Baud Rate Generator for TX
1	0	X	1	Baud Rate Generator for RX
1	1	Х	1	Baud Rate Generator for TX and RX
Х	Х	Х	0	Off



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Address: 0xC8
Bit7:	TF2: Timer 2 Set by hardwa the Timer 2 in interrupt servi cleared by sof	are when Tim terrupt is ena ce routine. T	er 2 overflo Ibled, setting This bit is no	g this bit cause t automatical	es the CPU to y cleared by	o vector to th hardware ar	ne Timer 2 nd must be	
Bit6:	EXF2: Timer Set by hardwa the T2EX inp this bit causes automatically	are when either ut pin and EX the CPU to y	er a capture XEN2 is logi vector to the	c 1. When th Timer 2 Inter	e Timer 2 int rupt service	errupt is ena routine. Th	abled, setting	
Bit5:	RCLK: Recei Selects which 0: Timer 1 ov 1: Timer 2 ov	timer is used erflows used	for the UA for receive	clock.	clock in mod	es 1 or 3.		
Bit4:	TCLK: Trans Selects which 0: Timer 1 ov 1: Timer 2 ov	timer is used erflows used	for the UA for transmit	clock.	clock in mo	des 1 or 3.		
Bit3:	EXEN2: Time Enables high- operating in E 0: High-to-low 1: High-to-low	to-low transit Baud Rate Gen w transitions	tions on T2H nerator mod on T2EX ig	e. nored.	-	loads when	Timer 2 is not	
Bit2:	TR2: Timer 2 This bit enabl 0: Timer 2 dis 1: Timer 2 ena	es/disables T abled.						
Bit1:	C/T2: Counter/Timer Select.0: Timer Function: Timer 2 incremented by clock defined by T2M (CKCON.5).1: Counter Function: Timer 2 incremented by high-to-low transitions on external input pin (T2).							
Bit0:	CP/RL2: Capt This bit select be logic 1 for captures or re- in auto-reload 0: Auto-reload 1: Capture on	s whether Tin high-to-low t loads. If RC mode. d on Timer 2	mer 2 functi transitions o LK or TCL overflow or	n T2EX to be K is set, this b high-to-low t	recognized a it is ignored ransition at 7	and used to t and Timer 2	rigger will function	













Figure 19.17. TL2: Timer 2 Low Byte



Figure 19.18. TH2: Timer 2 High Byte





20.1.4. Pulse Width Modulator Mode

All of the modules can be used independently to generate pulse width modulated (PWM) outputs on their respective CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 20.6). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the PCA0CPHn without software intervention. It is good practice to write to PCA0CPHn instead of PCA0CPLn to avoid glitches in the digital comparator. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables Pulse Width Modulator mode.







21.1.1. EXTEST Instruction

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature. All inputs to on-chip logic are set to one.

21.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scan-path latches.

21.1.3. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access to the standard 1-bit JTAG Bypass data register.

21.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

Figure 21.2. DEVICEID: JTAG Device ID Register

Version		Part Number		Manufacturer ID			1	Reset Value (Varies)	
Bit31	Bit28	Bit27	Bit12	Bit11		Bit1	Bit0	1	
Version = 0000b (Revision A) or = 0001b (Revision B)									
Part Number = 0000 0000 0000 0000b or = 0000 0000 0000 0010b									
Manufacturer ID = 0010 0100 001b (Silicon Laboratories)									

