

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details


Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	8
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 4x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f012-gq">https://www.e-xfl.com/product-detail/silicon-labs/c8051f012-gq</a>

Table 18.2. Oscillator Frequencies for Standard Baud Rates .....	136
Figure 18.8. SBUF: Serial (UART) Data Buffer Register.....	136
Figure 18.9. SCON: Serial Port Control Register.....	137
<b>19. TIMERS .....</b>	<b>138</b>
19.1. Timer 0 and Timer 1 .....	138
Figure 19.1. T0 Mode 0 Block Diagram.....	139
Figure 19.2. T0 Mode 2 Block Diagram.....	140
Figure 19.3. T0 Mode 3 Block Diagram.....	141
Figure 19.4. TCON: Timer Control Register.....	142
Figure 19.5. TMOD: Timer Mode Register.....	143
Figure 19.6. CKCON: Clock Control Register.....	144
Figure 19.7. TL0: Timer 0 Low Byte .....	145
Figure 19.8. TL1: Timer 1 Low Byte .....	145
Figure 19.9. TH0: Timer 0 High Byte .....	145
Figure 19.10. TH1: Timer 1 High Byte .....	145
19.2. Timer 2 .....	146
Figure 19.11. T2 Mode 0 Block Diagram.....	147
Figure 19.12. T2 Mode 1 Block Diagram.....	148
Figure 19.13. T2 Mode 2 Block Diagram.....	149
Figure 19.14. T2CON: Timer 2 Control Register.....	150
Figure 19.15. RCAP2L: Timer 2 Capture Register Low Byte .....	151
Figure 19.16. RCAP2H: Timer 2 Capture Register High Byte .....	151
Figure 19.17. TL2: Timer 2 Low Byte .....	151
Figure 19.18. TH2: Timer 2 High Byte .....	151
19.3. Timer 3 .....	152
Figure 19.19. Timer 3 Block Diagram.....	152
Figure 19.20. TMR3CN: Timer 3 Control Register .....	152
Figure 19.21. TMR3RLL: Timer 3 Reload Register Low Byte .....	153
Figure 19.22. TMR3RLH: Timer 3 Reload Register High Byte .....	153
Figure 19.23. TMR3L: Timer 3 Low Byte.....	153
Figure 19.24. TMR3H: Timer 3 High Byte.....	153
<b>20. PROGRAMMABLE COUNTER ARRAY.....</b>	<b>154</b>
Figure 20.1. PCA Block Diagram .....	154
20.1. Capture/Compare Modules .....	155
Table 20.1. PCA0CPM Register Settings for PCA Capture/Compare Modules .....	155
Figure 20.2. PCA Interrupt Block Diagram.....	155
Figure 20.3. PCA Capture Mode Diagram.....	156
Figure 20.4. PCA Software Timer Mode Diagram.....	157
Figure 20.5. PCA High Speed Output Mode Diagram.....	157
Figure 20.6. PCA PWM Mode Diagram .....	158
20.2. PCA Counter/Timer.....	159
Table 20.2. PCA Timebase Input Options.....	159
Figure 20.7. PCA Counter/Timer Block Diagram.....	159
20.3. Register Descriptions for PCA .....	160
Figure 20.8. PCA0CN: PCA Control Register .....	160
Figure 20.9. PCA0MD: PCA Mode Register .....	161
Figure 20.10. PCA0CPMn: PCA Capture/Compare Registers.....	162
Figure 20.11. PCA0L: PCA Counter/Timer Low Byte .....	163
Figure 20.12. PCA0H: PCA Counter/Timer High Byte .....	163
Figure 20.13. PCA0CPLn: PCA Capture Module Low Byte .....	163
Figure 20.14. PCA0CPHn: PCA Capture Module High Byte.....	163
<b>21. JTAG (IEEE 1149.1).....</b>	<b>164</b>
Figure 21.1. IR: JTAG Instruction Register .....	164
21.1. Boundary Scan.....	165

# C8051F000/1/2/5/6/7

# C8051F010/1/2/5/6/7

Figure 1.3. C8051F002/07/12/17 Block Diagram



## 1.7. Analog to Digital Converter

The C8051F000/1/2/5/6/7 has an on-chip 12-bit SAR ADC with a 9-channel input multiplexer and programmable gain amplifier. With a maximum throughput of 100ksps, the ADC offers true 12-bit accuracy with an INL of  $\pm 1$ LSB. The ADC in the C8051F010/1/2/5/6/7 is similar, but with 10-bit resolution. Each ADC has a maximum throughput of 100ksps. Each ADC has an INL of  $\pm 1$ LSB, offering true 12-bit accuracy with the C8051F00x, and true 10-bit accuracy with the C8051F01x. There is also an on-board 15ppm voltage reference, or an external reference may be used via the VREF pin.


The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be configured as either two single-ended inputs or a single differential input. The system controller can also put the ADC into shutdown to save power.

A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to “zoom in” on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset).

Conversions can be started in four ways; a software command, an overflow on Timer 2, an overflow on Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or convert continuously. A completed conversion causes an interrupt, or a status bit can be polled in software to determine the end of conversion. The resulting 10 or 12-bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers under software control.

Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within a specified window. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.

**Figure 1.10. ADC Diagram**



# C8051F000/1/2/5/6/7 C8051F010/1/2/5/6/7

Name	Pin Numbers			Type	Description
	F000 F005 F010 F015	F001 F006 F011 F016	F002 F007 F012 F017		
AIN6	13	10		A In	Analog Mux Channel Input 6. (See ADC Specification for complete description).
AIN7	14	11		A In	Analog Mux Channel Input 7. (See ADC Specification for complete description).
P0.0	39	31	19	D I/O	Port0 Bit0. (See the Port I/O Sub-System section for complete description).
P0.1	42	34	22	D I/O	Port0 Bit1. (See the Port I/O Sub-System section for complete description).
P0.2	47	35	23	D I/O	Port0 Bit2. (See the Port I/O Sub-System section for complete description).
P0.3	48	36	24	D I/O	Port0 Bit3. (See the Port I/O Sub-System section for complete description).
P0.4	49	37	25	D I/O	Port0 Bit4. (See the Port I/O Sub-System section for complete description).
P0.5	50	38	26	D I/O	Port0 Bit5. (See the Port I/O Sub-System section for complete description).
P0.6	55	39	27	D I/O	Port0 Bit6. (See the Port I/O Sub-System section for complete description).
P0.7	56	40	28	D I/O	Port0 Bit7. (See the Port I/O Sub-System section for complete description).
P1.0	38	30		D I/O	Port1 Bit0. (See the Port I/O Sub-System section for complete description).
P1.1	37	29		D I/O	Port1 Bit1. (See the Port I/O Sub-System section for complete description).
P1.2	36	28		D I/O	Port1 Bit2. (See the Port I/O Sub-System section for complete description).
P1.3	35	26		D I/O	Port1 Bit3. (See the Port I/O Sub-System section for complete description).
P1.4	34	25		D I/O	Port1 Bit4. (See the Port I/O Sub-System section for complete description).
P1.5	32	24		D I/O	Port1 Bit5. (See the Port I/O Sub-System section for complete description).
P1.6	60	42		D I/O	Port1 Bit6. (See the Port I/O Sub-System section for complete description).
P1.7	59	41		D I/O	Port1 Bit7. (See the Port I/O Sub-System section for complete description).
P2.0	33			D I/O	Port2 Bit0. (See the Port I/O Sub-System section for complete description).
P2.1	27			D I/O	Port2 Bit1. (See the Port I/O Sub-System section for complete description).
P2.2	54			D I/O	Port2 Bit2. (See the Port I/O Sub-System section for complete description).
P2.3	53			D I/O	Port2 Bit3. (See the Port I/O Sub-System section for complete description).
P2.4	52			D I/O	Port2 Bit4. (See the Port I/O Sub-System section for complete description).
P2.5	51			D I/O	Port2 Bit5. (See the Port I/O Sub-System section for complete description).
P2.6	44			D I/O	Port2 Bit6. (See the Port I/O Sub-System section for complete description).
P2.7	43			D I/O	Port2 Bit7. (See the Port I/O Sub-System section for complete description).
P3.0	26			D I/O	Port3 Bit0. (See the Port I/O Sub-System section for complete description).
P3.1	25			D I/O	Port3 Bit1. (See the Port I/O Sub-System section for complete description).
P3.2	24			D I/O	Port3 Bit2. (See the Port I/O Sub-System section for complete description).
P3.3	23			D I/O	Port3 Bit3. (See the Port I/O Sub-System section for complete description).
P3.4	58			D I/O	Port3 Bit4. (See the Port I/O Sub-System section for complete description).
P3.5	57			D I/O	Port3 Bit5. (See the Port I/O Sub-System section for complete description).
P3.6	46			D I/O	Port3 Bit6. (See the Port I/O Sub-System section for complete description).
P3.7	45			D I/O	Port3 Bit7. (See the Port I/O Sub-System section for complete description).

Figure 4.4. TQFP-48 Package Drawing




Table 5.1. 12-Bit ADC Electrical Characteristics

VDD = 3.0V, AV+ = 3.0V, VREF = 2.40V (REFBE=0), PGA Gain = 1, -40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC ACCURACY</b>					
Resolution		12			bits
Integral Nonlinearity				± 1	LSB
Differential Nonlinearity	Guaranteed Monotonic			± 1	LSB
Offset Error			-3 ± 1		LSB
Full Scale Error	Differential mode		-7 ± 3		LSB
Offset Temperature Coefficient			± 0.25		ppm/°C
<b>DYNAMIC PERFORMANCE (10kHz sine-wave input, 0 to -1dB of full scale, 100ksps)</b>					
Signal-to-Noise Plus Distortion		66	69		dB
Total Harmonic Distortion	Up to the 5 <sup>th</sup> harmonic		-75		dB
Spurious-Free Dynamic Range			80		dB
<b>CONVERSION RATE</b>					
Conversion Time in SAR Clocks		16			clocks
SAR Clock Frequency	C8051F000, 'F001, 'F002 C8051F005, 'F006, 'F007			2.0 2.5	MHz MHz
Track/Hold Acquisition Time		1.5			µs
Throughput Rate				100	ksps
<b>ANALOG INPUTS</b>					
Voltage Conversion Range	Single-ended Mode (AINn – AGND) Differential Mode  (AINn+) – (AINm-)	0		VREF - 1LSB	V
Input Voltage	Any AINn pin	AGND		AV+	V
Input Capacitance			10		pF
<b>TEMPERATURE SENSOR</b>					
Linearity			± 0.20		°C
Absolute Accuracy			± 3		°C
Gain	PGA Gain = 1		2.86		mV/°C
Gain Error (±1σ)	PGA Gain = 1		± 33.5		µV/°C
Offset	PGA Gain = 1, Temp = 0°C		776		mV
Offset Error (±1σ)	PGA Gain = 1, Temp = 0°C		± 8.51		mV
<b>POWER SPECIFICATIONS</b>					
Power Supply Current (AV+ supplied to ADC)	Operating Mode, 100ksps		450	900	µA
Power Supply Rejection			± 0.3		mV/V

Figure 6.3. Temperature Sensor Transfer Function




Figure 6.4. AMX0CF: AMUX Configuration Register (C8051F01x)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	AIN67IC	AIN45IC	AIN23IC	AIN01IC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBA

Bits7-4: UNUSED. Read = 0000b; Write = don't care

Bit3: AIN67IC: AIN6, AIN7 Input Pair Configuration Bit  
0: AIN6 and AIN7 are independent singled-ended inputs  
1: AIN6, AIN7 are (respectively) +, - differential input pair

Bit2: AIN45IC: AIN4, AIN5 Input Pair Configuration Bit  
0: AIN4 and AIN5 are independent singled-ended inputs  
1: AIN4, AIN5 are (respectively) +, - differential input pair

Bit1: AIN23IC: AIN2, AIN3 Input Pair Configuration Bit  
0: AIN2 and AIN3 are independent singled-ended inputs  
1: AIN2, AIN3 are (respectively) +, - differential input pair

Bit0: AIN01IC: AIN0, AIN1 Input Pair Configuration Bit  
0: AIN0 and AIN1 are independent singled-ended inputs  
1: AIN0, AIN1 are (respectively) +, - differential input pair

NOTE: The ADC Data Word is in 2's complement format for channels configured as differential.



**Figure 6.6. ADC0CF: ADC Configuration Register (C8051F01x)**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ADCSC2	ADCSC1	ADCSC0	-	-	AMPGN2	AMPGN1	AMPGN0	01100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBC

Bits7-5: ADCSC2-0: ADC SAR Conversion Clock Period Bits  
 000: SAR Conversion Clock = 1 System Clock  
 001: SAR Conversion Clock = 2 System Clocks  
 010: SAR Conversion Clock = 4 System Clocks  
 011: SAR Conversion Clock = 8 System Clocks  
 1xx: SAR Conversion Clock = 16 Systems Clocks  
 (Note: Conversion clock should be ≤ 2MHz.)

Bits4-3: UNUSED. Read = 00b; Write = don't care

Bits2-0: AMPGN2-0: ADC Internal Amplifier Gain  
 000: Gain = 1  
 001: Gain = 2  
 010: Gain = 4  
 011: Gain = 8  
 10x: Gain = 16  
 11x: Gain = 0.5

**Figure 6.7. ADC0CN: ADC Control Register (C8051F01x)**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ADCEN	ADCTM	ADCINT	ADBUSY	ADSTM1	ADSTM0	ADWINT	ADLJST	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Address: 0xE8

Bit7: ADCEN: ADC Enable Bit  
 0: ADC Disabled. ADC is in low power shutdown.  
 1: ADC Enabled. ADC is active and ready for data conversions.

Bit6: ADCTM: ADC Track Mode Bit  
 0: When the ADC is enabled, tracking is always done unless a conversion is in process  
 1: Tracking Defined by ADSTM1-0 bits  
 ADSTM1-0:  
 00: Tracking starts with the write of 1 to ADBUSY and lasts for 3 SAR clocks  
 01: Tracking started by the overflow of Timer 3 and last for 3 SAR clocks  
 10: ADC tracks only when CNVSTR input is logic low  
 11: Tracking started by the overflow of Timer 2 and last for 3 SAR clocks

Bit5: ADCINT: ADC Conversion Complete Interrupt Flag  
 (Must be cleared by software)  
 0: ADC has not completed a data conversion since the last time this flag was cleared  
 1: ADC has completed a data conversion

Bit4: ADBUSY: ADC Busy Bit  
 Read  
 0: ADC Conversion complete or no valid data has been converted since a reset. The falling edge of ADBUSY generates an interrupt when enabled.  
 1: ADC Busy converting data  
 Write  
 0: No effect  
 1: Starts ADC Conversion if ADSTM1-0 = 00b

Bits3-2: ADSTM1-0: ADC Start of Conversion Mode Bits  
 00: ADC conversion started upon every write of 1 to ADBUSY  
 01: ADC conversions taken on every overflow of Timer 3  
 10: ADC conversion started upon every rising edge of CNVSTR  
 11: ADC conversions taken on every overflow of Timer 2

Bit1: ADWINT: ADC Window Compare Interrupt Flag  
 (Must be cleared by software)  
 0: ADC Window Comparison Data match has not occurred  
 1: ADC Window Comparison Data match occurred

Bit0: ADLJST: ADC Left Justify Data Bit  
 0: Data in ADC0H:ADC0L Registers is right justified  
 1: Data in ADC0H:ADC0L Registers is left justified

register configured for accessing the external data memory space. Refer to Section 11 (Flash Memory) for further details.

**Figure 10.6. PSW: Program Status Word**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Address: 0xD0

Bit7: CY: Carry Flag.  
This bit is set when the last arithmetic operation results in a carry (addition) or a borrow (subtraction). It is cleared to 0 by all other arithmetic operations.

Bit6: AC: Auxiliary Carry Flag.  
This bit is set when the last arithmetic operation results in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to 0 by all other arithmetic operations.

Bit5: F0: User Flag 0.  
This is a bit-addressable, general purpose flag for use under software control.

Bits4-3: RS1-RS0: Register Bank Select.  
These bits select which register bank is used during register accesses.

RS1	RS0	Register Bank	Address
0	0	0	0x00-0x07
0	1	1	0x08-0x0F
1	0	2	0x10-0x17
1	1	3	0x18-0x1F

Note: Any instruction which changes the RS1-RS0 bits must not be immediately followed by the “MOV Rn, A” instruction.

Bit2: OV: Overflow Flag.  
This bit is set to 1 under the following circumstances:

- An ADD, ADDC, or SUBB instruction causes a sign-change overflow.
- A MUL instruction results in an overflow (result is greater than 255) .
- A DIV instruction causes a divide-by-zero condition.

The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases.

Bit1: F1: User Flag 1.  
This is a bit-addressable, general purpose flag for use under software control.

Bit0: PARITY: Parity Flag.  
(Read only)  
This bit is set to 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum is even.

**Figure 10.13. EIP1: Extended Interrupt Priority 1**


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PCP1R	PCP1F	PCP0R	PCP0F	PPCA0	PWADC0	PSMB0	PSPI0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF6
<p><b>Bit7:</b> PCP1R: Comparator 1 (CP1) Rising Interrupt Priority Control.  This bit sets the priority of the CP1 interrupt.  0: CP1 rising interrupt set to low priority level.  1: CP1 rising interrupt set to high priority level.</p> <p><b>Bit6:</b> PCP1F: Comparator 1 (CP1) Falling Interrupt Priority Control.  This bit sets the priority of the CP1 interrupt.  0: CP1 falling interrupt set to low priority level.  1: CP1 falling interrupt set to high priority level.</p> <p><b>Bit5:</b> PCP0R: Comparator 0 (CP0) Rising Interrupt Priority Control.  This bit sets the priority of the CP0 interrupt.  0: CP0 rising interrupt set to low priority level.  1: CP0 rising interrupt set to high priority level.</p> <p><b>Bit4:</b> PCP0F: Comparator 0 (CP0) Falling Interrupt Priority Control.  This bit sets the priority of the CP0 interrupt.  0: CP0 falling interrupt set to low priority level.  1: CP0 falling interrupt set to high priority level.</p> <p><b>Bit3:</b> PPCA0: Programmable Counter Array (PCA0) Interrupt Priority Control.  This bit sets the priority of the PCA0 interrupt.  0: PCA0 interrupt set to low priority level.  1: PCA0 interrupt set to high priority level.</p> <p><b>Bit2:</b> PWADC0: ADC0 Window Comparator Interrupt Priority Control.  This bit sets the priority of the ADC0 Window interrupt.  0: ADC0 Window interrupt set to low priority level.  1: ADC0 Window interrupt set to high priority level.</p> <p><b>Bit1:</b> PSMB0: SMBus 0 Interrupt Priority Control.  This bit sets the priority of the SMBus interrupt.  0: SMBus interrupt set to low priority level.  1: SMBus interrupt set to high priority level.</p> <p><b>Bit0:</b> PSPI0: Serial Peripheral Interface 0 Interrupt Priority Control.  This bit sets the priority of the SPI0 interrupt.  0: SPI0 interrupt set to low priority level.  1: SPI0 interrupt set to high priority level.</p>								

## 16.2. Operation

A typical SMBus transaction consists of a START condition, followed by an address byte, one or more bytes of data, and a STOP condition. The address byte and each of the data bytes are followed by an ACKNOWLEDGE bit from the receiver. The address byte consists of a 7-bit address plus a direction bit. The direction bit (R/W) occupies the least-significant bit position of the address. The direction bit is set to logic 1 to indicate a “READ” operation and cleared to logic 0 to indicate a “WRITE” operation. A general call address (0x00 +R/W) is recognized by all slave devices allowing a master to address multiple slave devices simultaneously.

All transactions are initiated by the master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACKNOWLEDGE from the slave at the end of each byte. If it is a READ operation, the slave transmits the data waiting for an ACKNOWLEDGE from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 16.3 illustrates a typical SMBus transaction.

**Figure 16.3. SMBus Transaction**



The SMBus interface may be configured to operate as either a master or a slave. At any particular time, it will be operating in one of the following four modes:

### 16.2.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The first byte transmitted contains the address of the target slave device and the data direction bit. In this case the data direction bit (R/W) will be logic 0 to indicate a “WRITE” operation. The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. To indicate the beginning and the end of the serial transfer, the master device outputs START and STOP conditions.

### 16.2.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The first byte is transmitted by the master and contains the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 to indicate a “READ” operation. Serial data is then received from the slave on SDA while the master outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, an acknowledge bit is transmitted by the master. The master outputs START and STOP conditions to indicate the beginning and end of the serial transfer.

### 16.2.3. Slave Transmitter Mode

Serial data is transmitted on SDA while the serial clock is received on SCL. First, a byte is received that contains an address and data direction bit. In this case the data direction bit (R/W) will be logic 1 to indicate a “READ” operation. If the received address matches the slave’s assigned address (or a general call address is received) one or more bytes of serial data are transmitted to the master. After each byte is received, an acknowledge bit is transmitted by the master. The master outputs START and STOP conditions to indicate the beginning and end of the serial transfer.

## 17.4. SPI Special Function Registers

The SPI is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI Bus are described in the following section.

**Figure 17.5. SPI0CFG: SPI Configuration Register**

R/W	R/W	R	R	R	R/W	R/W	R/W	Reset Value
CKPHA	CKPOL	BC2	BC1	BC0	SPIFRS2	SPIFRS1	SPIFRS0	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x9A

Bit7: CKPHA: SPI Clock Phase.  
This bit controls the SPI clock phase.  
0: Data sampled on first edge of SCK period.  
1: Data sampled on second edge of SCK period.

Bit6: CKPOL: SPI Clock Polarity.  
This bit controls the SPI clock polarity.  
0: SCK line low in idle state.  
1: SCK line high in idle state.

Bits5-3: BC2-BC0: SPI Bit Count.  
Indicates which of the up to 8 bits of the SPI word have been transmitted.

BC2-BC0			Bit Transmitted
0	0	0	Bit 0 (LSB)
0	0	1	Bit 1
0	1	0	Bit 2
0	1	1	Bit 3
1	0	0	Bit 4
1	0	1	Bit 5
1	1	0	Bit 6
1	1	1	Bit 7 (MSB)

Bits2-0: SPIFRS2-SPIFRS0: SPI Frame Size.  
These three bits determine the number of bits to shift in/out of the SPI shift register during a data transfer in master mode. They are ignored in slave mode.


SPIFRS			Bits Shifted
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

**19.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)**

Timer 0 and Timer 1 behave differently in Mode 3. Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. It can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3, so with Timer 0 in Mode 3, Timer 1 can be turned off and on by switching it into and out of its Mode 3. When Timer 0 is in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used for baud rate generation. Refer to Section 18 (UART) for information on configuring Timer 1 for baud rate generation.

**Figure 19.3. T0 Mode 3 Block Diagram**





**Figure 19.5. TMOD: Timer Mode Register**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x89

Bit7: GATE1: Timer 1 Gate Control.  
0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.  
1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic level one.

Bit6: C/T1: Counter/Timer 1 Select.  
0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).  
1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1).

Bits5-4: T1M1-T1M0: Timer 1 Mode Select.  
These bits select the Timer 1 operation mode.

T1M1	T1M0	Mode
0	0	Mode 0: 13-bit counter/timer
0	1	Mode 1: 16-bit counter/timer
1	0	Mode 2: 8-bit counter/timer with auto-reload
1	1	Mode 3: Timer 1 Inactive/stopped

Bit3: GATE0: Timer 0 Gate Control.  
0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level.  
1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic level one.

Bit2: C/T0: Counter/Timer Select.  
0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).  
1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0).

Bits1-0: T0M1-T0M0: Timer 0 Mode Select.  
These bits select the Timer 0 operation mode.


T0M1	T0M0	Mode
0	0	Mode 0: 13-bit counter/timer
0	1	Mode 1: 16-bit counter/timer
1	0	Mode 2: 8-bit counter/timer with auto-reload
1	1	Mode 3: Two 8-bit counter/timers

### 19.2.2. Mode 1: 16-bit Counter/Timer with Auto-Reload


The Counter/Timer with Auto-Reload mode sets the TF2 timer overflow flag when the counter/timer register overflows from 0xFFFF to 0x0000. An interrupt is generated if enabled. On overflow, the 16-bit value held in the two capture registers (RCAP2H, RCAP2L) is automatically loaded into the counter/timer register and the timer is restarted.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RL2 bit. Setting TR2 to logic 1 enables and starts the timer. Timer 2 can use either the system clock or transitions on an external input pin as its clock source, as specified by the C/T2 bit. If EXEN2 is set to logic 1, a high-to-low transition on T2EX will also cause Timer 2 to be reloaded. If EXEN2 is cleared, transitions on T2EX will be ignored.


**Figure 19.12. T2 Mode 1 Block Diagram**




**Figure 19.21. TMR3RLL: Timer 3 Reload Register Low Byte**




**Figure 19.22. TMR3RLH: Timer 3 Reload Register High Byte**



**Figure 19.23. TMR3L: Timer 3 Low Byte**




**Figure 19.24. TMR3H: Timer 3 High Byte**




## 20. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEX<sub>n</sub>) which is routed through the Crossbar to Port I/O when enabled (see Section 15.1 for details on configuring the Crossbar). The counter/timer is driven by a configurable timebase that can select between four inputs as its source: system clock divided by twelve, system clock divided by four, Timer 0 overflow, or an external clock signal on the ECI line. The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 20.1.

Figure 20.1. PCA Block Diagram



**Figure 21.3. FLASHCON: JTAG Flash Control Register**



**Figure 21.4. FLASHADR: JTAG Flash Address Register**

