



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f015

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE OF CONTENTS

1.	SYSTEM OVERVIEW	. 8
	Table 1.1. Product Selection Guide	8
	Figure 1.1. C8051F000/05/10/15 Block Diagram	9
	Figure 1.2. C8051F001/06/11/16 Block Diagram	.10
	Figure 1.3. C8051F002/07/12/17 Block Diagram	.11
	1.1. CIP-51 TM CPU	.12
	Figure 1.4. Comparison of Peak MCU Execution Speeds	.12
	Figure 1.5. On-Board Clock and Reset	.13
	1.2. On-Board Memory	.14
	Figure 1.6. On-Board Memory Map	.14
	1.3. JTAG Debug and Boundary Scan	.15
	Figure 1.7. Debug Environment Diagram	.15
	1.4. Programmable Digital I/O and Crossbar	16
	Figure 1.8. Digital Crossbar Diagram	16
	1.5. Programmable Counter Array	.17
	Figure 1.9. PCA Block Diagram	.17
	1.6. Serial Ports	.17
	1.7. Analog to Digital Converter	18
	Figure 1.10. ADC Diagram	18
	1.8. Comparators and DACs	.19
_	Figure 1.11. Comparator and DAC Diagram.	.19
2.	ABSOLUTE MAXIMUM RATINGS*	20
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	20
4.	PINOUT AND PACKAGE DEFINITIONS	21
	Table 4.1. Pin Definitions	.21
	Figure 4.1. TQFP-64 Pinout Diagram	.23
	Figure 4.2. TQFP-64 Package Drawing	.24
	Figure 4.3. TQFP-48 Pinout Diagram	.25
	Figure 4.4. TQFP-48 Package Drawing	.26
	Figure 4.5. LQFP-32 Pinout Diagram	.27
	Figure 4.6. LQFP-32 Package Drawing	.28
5.	ADC (12-Bit, C8051F000/1/2/5/6/7 Only)	29
	Figure 5.1. 12-Bit ADC Functional Block Diagram	.29
	5.1. Analog Multiplexer and PGA	.29
	5.2. ADC Modes of Operation	.30
	Figure 5.2. 12-Bit ADC Track and Conversion Example Timing	.30
	Figure 5.3. Temperature Sensor Transfer Function	.31
	Figure 5.4. AMX0CF: AMUX Configuration Register (C8051F00x)	.31
	Figure 5.5. AMX0SL: AMUX Channel Select Register (C8051F00x)	.32
	Figure 5.6. ADC0CF: ADC Configuration Register (C8051F00x)	.33
	Figure 5.7. ADC0CN: ADC Control Register (C8051F00x)	.34
	Figure 5.8. ADC0H: ADC Data Word MSB Register (C8051F00x)	.35
	Figure 5.9. ADC0L: ADC Data Word LSB Register (C8051F00x)	.35
	5.3. ADC Programmable Window Detector	.36
	Figure 5.10. ADC0GTH: ADC Greater-Than Data High Byte Register (C8051F00x)	.36
	Figure 5.11. ADCOGTL: ADC Greater-Than Data Low Byte Register (C8051F00x)	.36
	Figure 5.12. ADC0LTH: ADC Less-Than Data High Byte Register (C8051F00x)	.36
	Figure 5.15. ADCULIL: ADC Less-Inan Data Low Byte Register (C8051F00x)	.36
	Figure 5.14. 12-Bit ADC Window Interrupt Examples, Kight Justified Data	.31
	Figure 5.15. 12-Bit ADC Window Interrupt Examples, Left Justified Data	.37
	Figure 5.15. 12-Bit ADC window interrupt Examples, Left Justified Data	.30





Figure 1.2. C8051F001/06/11/16 Block Diagram



1.1.3. Additional Features

The C8051F000 MCU family has several key enhancements both inside and outside the CIP-51 core to improve its overall performance and ease of use in the end applications.

The extended interrupt handler provides 21 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator 0, a forced software reset, the CNVSTR pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input Pin may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 16MHz) internal oscillator as needed.



Figure 1.5. On-Board Clock and Reset



1.2. On-Board Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general-purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F005/06/07/15/16/17 MCUs additionally has a 2048 byte RAM block in the external data memory address space. This 2048 byte block can be addressed over the entire 64k external data memory address range (see Figure 1.6).

The MCU's program memory consists of 32k + 128 bytes of FLASH. This memory may be reprogrammed insystem in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0x7E00 to 0x7FFF are reserved for factory use. There is also a single 128-byte sector at address 0x8000 to 0x807F, which may be useful as a small table for software constants or as additional program space. See Figure 1.6 for the MCU system memory map.



Figure 1.6. On-Board Memory Map



1.5. Programmable Counter Array

The C8051F000 MCU family has an on-board Programmable Counter/Timer Array (PCA) in addition to the four 16-bit general-purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer timebase with 5 programmable capture/compare modules. The timebase gets its clock from one of four sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, or an External Clock Input (ECI).

Each capture/compare module can be configured to operate in one of four modes: Edge-Triggered Capture, Software Timer, High Speed Output, or Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/O via the Digital Crossbar.





1.6. Serial Ports

The C8051F000 MCU Family includes a Full-Duplex UART, SPI Bus, and I2C/SMBus. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together.



4. PINOUT AND PACKAGE DEFINITIONS

Table 4.1. Pin Definitions

	Pin Numbers							
Name	F000	F001	F002	Type	Description			
1 vanne	F003 F010	F000 F011	F007 F012	турс	Description			
	F015	F016	F017					
VDD	31,	23,	18,		Digital Voltage Supply.			
	40,	32	20					
	62							
DGND	30.	22.	17.		Digital Ground.			
	41	33	21					
	61	27						
	01	19						
AV+	16	13	0		Positive Analog Voltage Supply			
	10,	13,	$\frac{2}{20}$		roshive rinding voluge supply.			
ACNID	17 5	43	29		Analog Ground			
AGND	Э, 1 <i>5</i>	44,	8, 20		Allalog Glound.			
marr	15	12	30	D T				
TCK	22	18	14	D In	JTAG Test Clock with internal pull-up.			
TMS	21	17	13	D In	JTAG Test-Mode Select with internal pull-up.			
TDI	28	20	15	D In	JTAG Test Data Input with internal pull-up. TDI is latched on a rising edge of TCK.			
TDO	29	21	16	D Out	JTAG Test Data Output with internal pull-up. Data is shifted out on TDO on the falling edge of TCK TDO output is a tri-state driver			
ΧͲΔΤ.1	18	14	10	A Tn	Crystal Input This pin is the return for the internal oscillator circuit for a			
	10	14	10		crystal or ceramic resonator. For a precision internal clock, connect a crystal			
					or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external			
					CMOS clock, this becomes the system clock.			
XTAL2	19	15	11	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic			
					resonator.			
/RST	20	16	12	D I/O	Chip Reset. Open-drain output of internal Voltage Supply monitor. Is driven			
					low when VDD is < 2.7 V. An external source can force a system reset by			
					driving this pin low.			
VREF	6	3	3	A I/O	Voltage Reference. When configured as an input, this pin is the voltage			
					reference for the MCU. Otherwise, the internal reference drives this pin.			
CP0+	4	2	2	A In	Comparator 0 Non-Inverting Input.			
CP0-	3	1	1	A In	Comparator 0 Inverting Input.			
CP1+	2	45		A In	Comparator 1 Non-Inverting Input.			
CP1-	1	46		A In	Comparator 1 Inverting Input.			
DAC0	64	48	32	A Out	Digital to Analog Converter Output 0. The DAC0 voltage output. (See			
					Section 7 DAC Specification for complete description).			
DAC1	63	47	31	A Out	Digital to Analog Converter Output 1. The DAC1 voltage output. (See			
					Section 7 DAC Specification for complete description).			
AIN0	7	4	4	A In	Analog Mux Channel Input 0. (See ADC Specification for complete			
					description).			
AINI	8	5	5	A In	Analog Mux Channel Input 1. (See ADC Specification for complete			
	_				description).			
AIN2	9	6	6	A In	Analog Mux Channel Input 2. (See ADC Specification for complete			
ר א ד אד ס	10	-	-	7 T	description).			
AIN3	10	/	/	AIN	Analog Mux Channel Input 3. (See ADC Specification for complete			
7 T NT /	11	0		<u>λ</u> Τη	Apolog Mux Channel Input 4 (See ADC Specification for complete			
LTINI	11	ð		A 111	description)			
ATN5	12	0		A Tn	Analog Mux Channel Input 5 (See ADC Specification for complete			
11110	12	2			description).			
			L					









Table 5.1. 12-Bit ADC Electrical Characteristics

VDD = 3.0V, AV + = 3.0V, V	REF = 2.40V (REFBE=0), PGA Gain = 1, -	40°C to +8	5°C unles	s otherwise	e specified.
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY					
Resolution			12		bits
Integral Nonlinearity				± 1	LSB
Differential Nonlinearity	Guaranteed Monotonic			± 1	LSB
Offset Error			-3 ± 1		LSB
Full Scale Error	Differential mode		-7 ± 3		LSB
Offset Temperature			± 0.25		ppm/°C
Coefficient					
DYNAMIC PERFORMAN	CE (10kHz sine-wave input, 0 to –1dB of f	ull scale, 1	00ksps)		
Signal-to-Noise Plus		66	69		dB
Distortion					
Total Harmonic Distortion	Up to the 5 th harmonic		-75		dB
Spurious-Free Dynamic			80		dB
Range					
CONVERSION RATE			1	1	
Conversion Time in SAR		16			clocks
Clocks					
SAR Clock Frequency	C8051F000, 'F001, 'F002			2.0	MHz
	C8051F005, 'F006, 'F007			2.5	MHz
Track/Hold Acquisition		1.5			μs
Time				100	1
Throughput Rate				100	ksps
ANALOG INPUTS			1	LIDEE	**
Voltage Conversion Range	Single-ended Mode (AINn – AGND)	0		VREF	V
Level XI alterna	Differential Mode $ (AINn+) - (AINm-) $			- ILSB	17
Input Voltage	Any Alinn pin	AGND	10	AV+	V T
Input Capacitance			10		рг
Lincority			10.20		00
			± 0.20		<u>د</u>
Absolute Accuracy	DCA Cair 1		± 3		<u>د</u>
Gain	PGA Gain = 1		2.80		mV/°C
Gain Error $(\pm 1\sigma)$	PGA Gain = 1		± 33.5		$\mu V/^{\circ}C$
Offset	$PGA Gain = 1, Temp = 0^{\circ}C$		776		mV
Offset Error $(\pm 1\sigma)$	$PGA Gain = 1, Temp = 0^{\circ}C$		± 8.51		mV
POWER SPECIFICATION	IS				
Power Supply Current (AV+ supplied to ADC)	Operating Mode, 100ksps		450	900	μA
Power Supply Rejection			± 0.3		mV/V



6. ADC (10-Bit, C8051F010/1/2/5/6/7 Only)

The ADC subsystem for the C8051F010/1/2/5/6/7 consists of a 9-channel, configurable analog multiplexer (AMUX), a programmable gain amplifier (PGA), and a 100ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 6.1). The AMUX, PGA, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Register's shown in Figure 6.1. The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the ADCEN bit in the ADC Control register (ADC0CN, Figure 6.7) is set to 1. The ADC subsystem is in low power shutdown when this bit is 0. The Bias Enable bit (BIASE) in the REF0CN register (see Figure 9.2) must be set to 1 in order to supply bias to the ADC.





6.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-board temperature sensor (temperature transfer function is shown in Figure 6.3). Note that the PGA gain is applied to the temperature sensor reading. AMUX input pairs can be programmed to operate in either the differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 6.5), and the Configuration register AMX0CF (Figure 6.4). The table in Figure 6.5 shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the AMPGN2-0 bits in the ADC Configuration register, ADC0CF (Figure 6.6). The PGA can be software-programmed for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to unity gain on reset.



Table 6.1. 10-Bit ADC Electrical Characteristics

VDD = 3.0V, AV + = 3.0V, V	REF = 2.40V (REFBE=0), PGA Gain = 1,	40° C to $+8$	5°C unless	s otherwise	e specified.
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY	-				
Resolution			10		bits
Integral Nonlinearity			± 1⁄2	± 1	LSB
Differential Nonlinearity	Guaranteed Monotonic		± ½	± 1	LSB
Offset Error			± 0.5		LSB
Full Scale Error	Differential mode		-1.5 ±		LSB
			0.5		
Offset Temperature			± 0.25		ppm/°C
Coefficient					
DYNAMIC PERFORMANC	CE (10kHz sine-wave input, 0 to –1dB of f	ull scale, 1	00ksps)		
Signal-to-Noise Plus		59	61		dB
Distortion					
Total Harmonic Distortion	Up to the 5 th harmonic	-	-70		dB
Spurious-Free Dynamic			80		dB
Range					
CONVERSION RATE					
Conversion Time in SAR		16			clocks
Clocks	C0051E000 (E001 (E002	-		2.0	
SAR Clock Frequency	C8051F000, 'F001, 'F002			2.0	MHZ
	C8051F005, F006, F007	1.5		2.5	MHZ
Track/Hold Acquisition		1.5			μs
Throughput Pata				100	lana
				100	ksps
Voltage Conversion Pange	Single ended Mode (AINn AGND)	0		VREE	V
Voltage Conversion Range	Differential Mode $ (AINn+) - (AINm-) $	0		- 1LSB	•
Input Voltage	Any AINn pin	AGND		AV+	v
Input Capacitance		TIONE	10	1111	рF
TEMPERATURE SENSOR			10		P-
Linearity			± 0.20		°C
Absolute Accuracy			+ 3		°C
Gain	PGA Gain = 1		2.86		mV/°C
Gain Error $(\pm 1\sigma)$	PGA Gain = 1		+ 33 5		uV/°C
Offset	PGA Gain = 1 Temp = 0°C		<u> </u>		$\frac{\mu v}{c}$
Offset Error $(\pm 1\sigma)$	$PGA Gain = 1$, $Temp = 0^{\circ}C$		+851		mV
POWER SPECIFICATION	S		± 0.71	I	,
Power Supply Current (AV+	Operating Mode 100ksps		450	900	μА
supplied to ADC)	creating mode, roomp		.50	200	μΛ
Power Supply Rejection			± 0.3		mV/V





Figure 10.2. Memory Map

10.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record. The stack record is a 32-bit shift register, where each Push or increment SP pushes one record bit onto the register, and each Call or interrupt pushes two record bits onto the register. (A Pop or decrement SP pops one record bit, and a Return pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the Stack, and can notify the debug software even with the MCU running full-speed debug.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ECP1R	ECP1F	ECP0R	ECP0F	EPCA0	EWADC0	ESMB0	ESPI0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE6
Bit7:	ECP1R: Enab	le Comparato	or 1 (CP1) Ri	sing Edge Ir	terrupt.			
	This bit sets the	ne masking o	f the CP1 int	errupt.				
	0: Disable Cl	P1 Rising Edg	ge interrupt.					
	1: Enable inte	errupt request	ts generated	by the CP1R	IF flag (CPT1	CN.5).		
D:+6.	ECD1E, Ench	la Componata		lling Edge L	townset			
DIIO.	This bit sets th	he masking o	$\Gamma = \Gamma =$	nnig Euge n	nerrupi.			
	0. Disable CI	P1 Falling Ed	ge interrunt	cirupt.				
	1. Enable inte	errunt request	ts generated l	hy the CP1F	F flag (CPT1	CN 4)		
	1. Enuoro mu	enaptiequest	is generated (01(1))		
Bit5:	ECP0R: Enab	le Comparato	or 0 (CP0) Ri	sing Edge Ir	terrupt.			
	This bit sets the	he masking of	f the CP0 int	errupt.	-			
	0: Disable Cl	PO Rising Edg	ge interrupt.					
	1: Enable inte	errupt request	ts generated	by the CP0R	IF flag (CPT0	CN.5).		
D : 4				11. F.I. T				
B1t4:	ECP0F: Enab	le Comparato	or 0 (CP0) Fa	lling Edge li	iterrupt.			
	I his bit sets the	ne masking of	f the CPU int	errupt.				
	1: Enable inte	PU Failing Eu	ge interrupt.	by the CDOF	E flag (CPTO	CN(4)		
	1. Enable ind	inup: request	is generated	by the CI OF	in hag (CI IO	CIN.+).		
Bit3:	EPCA0: Enab	le Programm	able Counter	Array (PCA	0) Interrupt.			
	This bit sets the	he masking of	f the PCA0 in	nterrupts.	, I			
	0: Disable all	PCA0 interr	upts.	1				
	1: Enable inte	errupt request	ts generated	by PCA0.				
Bit2:	EWADC0: Ei	hable Window	v Compariso	n ADC0 Inte	errupt.			
	I his bit sets the	ne masking of	f ADC0 Win	dow Compa	rison interrupt			
	0: Disable Al	DCU Window	Comparison	h Interrupt.	indow Compo	misons		
	1. Enable Int	errupt reques	is generated	by ADC0 W	indow Compa	uisons.		
Bit1:	ESMB0: Enal	ole SMBus 0	Interrupt.					
Ditti	This bit sets the	he masking of	f the SMBus	interrupt.				
	0: Disable all	SMBus inter	rrupts.					
	1: Enable inte	errupt request	ts generated	by the SI flag	g (SMB0CN.3	5).		
Bit0:	ESPI0: Enable	e Serial Perip	heral Interfa	ce 0 Interrup	t.			
	This bit sets the	ne masking o	f SPI0 interro	upt.				
	U: Disable all	SPI0 interru	pts.					
	1: Enable Int	errupt reques	is generated	UY SP10.				

Figure 10.11. EIE1: Extended Interrupt Enable 1



11.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX instruction and read using the MOVC instruction.

The MCU incorporates an additional 128-byte sector of Flash memory located at 0x8000 – 0x807F. This sector can be used for program code or data storage. However, its smaller sector size makes it particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. Next, the sector is erased, the data set updated and the data set returned to the original sector. The 128-byte sector-size facilitates updating data without wasting program memory space by allowing the use of internal data RAM for temporary storage. (A normal 512-byte sector is too large to be stored in the 256-byte internal data memory.)

11.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and the Program Store Erase Enable (PSCTL.1) bits protect the Flash memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can modify the Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0x7DFE and 0x7DFF protect the Flash program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 4kbyte block of memory. Clearing a bit to logic 0 in a Read lock byte prevents the corresponding block of Flash memory from being read across the JTAG interface. Clearing a bit in the Write/Erase lock byte protects the block from JTAG erasures and/or writes. The Read lock byte is at location 0x7DFF. The Write/Erase lock byte is located at 0x7DFE. Figure 11.2 shows the location and bit definitions of the security bytes. The 512-byte sector containing the lock bytes can be written to, but not erased by software. Writing to the reserved area should not be performed.

R/W	R/W	R/W	R/W	R/W	R/W	R/W PSEE	R/W PSWF	Reset Value	
Bit7	t7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0								
Bits7-2	: UNUSED. Re	ead = 000000	b, Write = d	lon't care.					
 Bit1: PSEE: Program Store Erase Enable. Setting this bit allows an entire page of the Flash program memory to be erased provided the PSWE bit is also set. After setting this bit, a write to Flash memory using the MOVX instruction will erase the entire page that contains the location addressed by the MOVX instruction. The value of the data byte written does not matter. 0: Flash program memory erasure disabled. 1: Flash program memory erasure enabled. 									
Bit0:	PSWE: Progra Setting this bit MOVX instruct 0: Write to Fla 1: Write to Fla	am Store Writ a allows writi ction. The lo ash program ash program	ite Enable. ing a byte of ocation must memory disa memory enal	data to the Fl be erased bef bled. bled.	ash program ore writing o	a memory usir data.	ng the		



13.8.1. Watchdog Usage

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 13.3.

Enable/Reset WDT

The watchdog timer is both enabled and the countdown restarted by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and restarted as a result of any system reset.

Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT.

CLR EA ; disable all interrupts MOV WDTCN,#0DEh ; disable software MOV WDTCN,#0ADh ; watchdog timer SETB EA ; re-enable interrupts

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in their initialization code.

Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

 $4^{3+WDTCN[2:0]} \times T_{SYSCLK}$, (where T_{SYSCLK} is the system clock period).

For a 2MHz system clock, this provides an interval range of 0.032msec to 524msec. WDTCN.7 must be a 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] is 111b after a system reset.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								xxxxx111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xFF
Bits7-0	WDT Control							
	Writing 0xA5	both enables	and reloads t	the WDT.				
	Writing 0xDE	followed with	thin 4 clocks	by 0xAD dis	ables the WI	DT.		
	Writing 0xFF	locks out the	disable featu	re.				
Bit4:	Watchdog Stat	us Bit (when	Read)					
	Reading the W	DTCN.[4] b	it indicates th	e Watchdog	Timer Status	5.		
	0: WDT is ina	ctive		C				
	1: WDT is act	ive						
Bits2-0	Watchdog Tim	eout Interva	l Bits					
D102 0	The WDTCN	[2:0] bits set	the Watchdo	g Timeout In	terval Whe	n writing the	se hits	
	WDTCN 7 mu	[2.0] one set	the wateried	g Thicout In		ii wiiting the	se ons,	
	wDICN./IIIu		•					

Figure 13.3. WDTCN: Watchdog Timer Control Register



R	R/W	R/W	R/W	R	R	R/W	R	Reset Value
JTAGRS	Γ CNVRSEF	CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	XXXXXXXX
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xEF
(Note:	Do not use read.	-modify_writ	te operations	on this regist	er)			
(1000.	Do not use read	-mouny-win	te operations	on this regist				
Bit7.	ITAGEST IT	AG Reset F	أعم					
Dit/.	0. ITAGis po	t ourrontly in	n rosot stato					
	1: ITAG is in	reset state	Tieset state.					
D:+6.	CNUPSEE C	reset state.	Pasat Sourca	Enable and I	Zlog			
Dito.	Winite	Start Start	Reset Source		lag			
	WILLE							
	U: UNVSIKIS	s not a reset	source					
	I: UNVSIKIS	s a reset sour	ce (active lo	w)				
	Read	·		NUCTO				
	0: Source of p	rior reset wa	is not from C	NVSIK				
D	1: Source of p	rior reset wa	is from CNV	STR				
Bit5:	CORSEF: Com	parator 0 Re	eset Enable a	nd Flag				
	Write	.						
	0: Comparator	0 is not a re	eset source					
	1: Comparator	0 1s a reset	source (activ	e low)				
	Read	1.0			a			
	Note: The valu	e read from	CORSEF 1s r	ot defined if	Comparator	0 has not bee	en enabled as	
	a reset source.	•						
	0: Source of p	rior reset wa	is not from C	omparator 0				
	1: Source of p	rior reset wa	is from Comp	parator 0				
Bit4:	SWRSF: Softw	vare Reset F	orce and Flag	5				
	Write							
	0: No Effect							
	1: Forces an ir	nternal reset.	/RST pin is	not effected.				
	Read							
	0: Prior reset s	source was n	ot from write	e to the SWR	SF bit.			
	1: Prior reset s	source was fi	rom write to	the SWRSF b	oit.			
Bit3:	WDTRSF: Wa	tchdog Time	er Reset Flag					
	0: Source of p	rior reset wa	is not from W	/DT timeout.				
	1: Source of p	rior reset wa	is from WDT	timeout.				
Bit2:	MCDRSF: Mis	ssing Clock	Detector Flag	5				
	0: Source of p	rior reset wa	is not from M	lissing Clock	Detector tim	eout.		
	1: Source of p	rior reset wa	is from Missi	ng Clock De	tector timeou	t.		
Bit1:	PORSF: Power	r-On Reset F	Force and Fla	g				
	Write							
	0: No effect							
	1: Forces a Po	wer-On Res	et. /RST is d	riven low.				
	Read							
	0: Source of p	rior reset wa	is not from P	OR.				
	1: Source of p	rior reset wa	is from POR.					
Bit0:	PINRSF: HW	Pin Reset Fl	ag					
	0: Source of p	rior reset wa	is not from /F	RST pin.				
	1: Source of p	rior reset wa	is from /RST	pin.				

Figure 13.4. RSTSRC: Reset Source Register



D/W	P/W	P/W	R/W	p	P	P/W	P/W/	Recet Voluo
SPIF	WCOL	MODF	RXOVRN	TXBSY	SLVSEL	MSTEN	SPIEN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xF8
Bit7:	SPIF: SPI Inte	rrupt Flag.						
	This bit is set t	o logic 1 by	hardware at	the end of a	data transfer.	If interrupts	are enabled,	
	setting this bit not automatica	causes the C Illy cleared b	CPU to vector by hardware.	It must be cl	eared by soft	vice routine. ware.	This bit is	
Bit6:	WCOL: Write	Collision F	lag.					
	This bit is set t	o logic 1 by	hardware (an	nd generates	a SPI interruj	ot) to indicate	e a write to	
	the SPI data re software.	gister was a	ttempted whi	le a data tran	ster was in pi	rogress. It is	cleared by	
Bit5:	MODF: Mode	Fault Flag.						
	This bit is set t	to logic 1 by	hardware (ar	nd generates	a SPI interruj	ot) when a m	aster mode	
	collision is det	ected (NSS	is low and M red by softwa	STEN = 1). re	This bit is no	t automatica	lly cleared by	,
Bit4:	RXOVRN: Re This bit is set t	ceive Overr to logic 1 by	un Flag. hardware (ai	nd generates	a SPI interru	ot) when the	receive	
	buffer still hole	ds unread da	ata from a pre	vious transfe	er and the last	bit of the cu	rrent transfer	
	is shifted into must be cleare	the SPI shift d by softwa	register. The	is bit is not a	utomatically	cleared by ha	ardware. It	
D:/2	TYDOX							
Bit3:	TXBSY: Trans	smit Busy Fl o logic 1 by	lag. Thardware wł	nile a master	mode transfe	r is in progre	ss. It is	
	cleared by har	dware at the	end of the tra	ansfer.		- 15 p. 68. 6		
Bit2:	SLVSEL: Slav	ve Selected H	Flag.					
	This bit is set t	o logic 1 wł	nenever the N	ISS pin is lov	v indicating i	t is enabled a	s a slave. It	
	is cleared to lo	gic 0 when	NSS 18 high (slave disable	d).			
Bit1:	MSTEN: Mast	ter Mode En	able.					
	0: Disable mas	ster mode. C	Operate in sla	ve mode.				
		ter mode. Of		15101.				
Bit0:	SPIEN: SPI E	nable.	CDI					
	This bit enable	es/disables th	ne SPI.					
	1: SPI enabled							





Figure 19.7. TL0: Timer 0 Low Byte



Figure 19.8. TL1: Timer 1 Low Byte



Figure 19.9. TH0: Timer 0 High Byte



Figure 19.10. TH1: Timer 1 High Byte





20.1.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.





20.1.3. High Speed Output Mode

In this mode, each time a match occurs between the PCA Timer Counter and a module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) the logic level on the module's associated CEXn pin will toggle. Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Figure 20.5. PCA High Speed Output Mode Diagram





20.1.4. Pulse Width Modulator Mode

All of the modules can be used independently to generate pulse width modulated (PWM) outputs on their respective CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 20.6). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the PCA0CPHn without software intervention. It is good practice to write to PCA0CPHn instead of PCA0CPLn to avoid glitches in the digital comparator. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables Pulse Width Modulator mode.







21.1.1. EXTEST Instruction

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature. All inputs to on-chip logic are set to one.

21.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scan-path latches.

21.1.3. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access to the standard 1-bit JTAG Bypass data register.

21.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

Figure 21.2. DEVICEID: JTAG Device ID Register

Ver	rsion	Part	Number		Manufacturer ID		1	Reset Value (Varies)
Bit31	Bit28	Bit27	Bit12	Bit11		Bit1	Bit0	
Version $= 0$ = 0	000b (Revisi 001b (Revisi	on A) or ion B)						
Part Numbe	$r = 0000\ 000$	0 0000 0000b	or					
	= 0000 000	0 0000 0010b						
Manufactur	er ID = 0010	0100 001b (Si	licon Laboratorie	s)				

