

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | SMBus (2-Wire/I ² C), SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT |
| Number of I/O | 32 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x10b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f015r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C8051F000/1/2/5/6/7 C8051F010/1/2/5/6/7

| | Table 18.2. Oscillator Frequencies for Standard Baud Rates | 136 |
|-----|---|-----|
| | Figure 18.8. SBUF: Serial (UART) Data Buffer Register | 136 |
| | Figure 18.9. SCON: Serial Port Control Register | 137 |
| 19. | TIMERS | 138 |
| | 19.1. Timer 0 and Timer 1 | 138 |
| | Figure 19.1. TO Mode 0 Block Diagram | 139 |
| | Figure 19.2. TO Mode 2 Block Diagram | 140 |
| | Figure 19.3. TO Mode 3 Block Diagram | |
| | Figure 19.4. TCON: Timer Control Register | |
| | Figure 19.5. TMOD: Timer Mode Register | 143 |
| | Figure 19.6. CKCON: Clock Control Register | 144 |
| | Figure 19.7. TL0: Timer 0 Low Byte | 145 |
| | Figure 19.8. TL1: Timer 1 Low Byte | 145 |
| | Figure 19.9. THO: Timer 0 High Byte | 145 |
| | Figure 19.10. TH1: Timer 1 High Byte | 145 |
| | 19.2. Timer 2 | 146 |
| | Figure 19.11. T2 Mode 0 Block Diagram | 147 |
| | Figure 19.12. T2 Mode 1 Block Diagram | 148 |
| | Figure 19.13. T2 Mode 2 Block Diagram | 149 |
| | Figure 19.14. T2CON: Timer 2 Control Register | 150 |
| | Figure 19.15. RCAP2L: Timer 2 Capture Register Low Byte | 151 |
| | Figure 19.16. RCAP2H: Timer 2 Capture Register High Byte | 151 |
| | Figure 19.17. TL2: Timer 2 Low Byte | 151 |
| | Figure 19.18. TH2: Timer 2 High Byte | 151 |
| | 19.3. Timer 3 | 152 |
| | Figure 19.19. Timer 3 Block Diagram. | 152 |
| | Figure 19.20. TMR3CN: Timer 3 Control Register | 152 |
| | Figure 19.21. TMR3RLL: Timer 3 Reload Register Low Byte | 153 |
| | Figure 19.22. TMR3RLH: Timer 3 Reload Register High Byte | |
| | Figure 19.23. TMR3L: Timer 3 Low Byte | 153 |
| | Figure 19.24. TMR3H: Timer 3 High Byte | |
| 20. | PROGRAMMABLE COUNTER ARRAY | 154 |
| | Figure 20.1. PCA Block Diagram | 154 |
| | 20.1. Capture/Compare Modules | 155 |
| | Table 20.1. PCA0CPM Register Settings for PCA Capture/Compare Modules | 155 |
| | Figure 20.2. PCA Interrupt Block Diagram | 155 |
| | Figure 20.3. PCA Capture Mode Diagram | 156 |
| | Figure 20.4. PCA Software Timer Mode Diagram | 157 |
| | Figure 20.5. PCA High Speed Output Mode Diagram | 157 |
| | Figure 20.6. PCA PWM Mode Diagram | 158 |
| | 20.2. PCA Counter/Timer | 159 |
| | Table 20.2. PCA Timebase Input Options | 159 |
| | Figure 20.7. PCA Counter/Timer Block Diagram | 159 |
| | 20.3. Register Descriptions for PCA | 160 |
| | Figure 20.8. PCA0CN: PCA Control Register | 160 |
| | Figure 20.9. PCA0MD: PCA Mode Register | 161 |
| | Figure 20.10. PCA0CPMn: PCA Capture/Compare Registers | |
| | Figure 20.11. PCA0L: PCA Counter/Timer Low Byte | |
| | Figure 20.12. PCA0H: PCA Counter/Timer High Byte | |
| | Figure 20.13. PCA0CPLn: PCA Capture Module Low Byte | |
| | Figure 20.14. PCA0CPHn: PCA Capture Module High Byte | 163 |
| 21. | JTAG (IEEE 1149.1) | 164 |
| | Figure 21.1. IR: JTAG Instruction Register | |
| | 21.1. Boundary Scan | 165 |
| | | |






Figure 1.1. C8051F000/05/10/15 Block Diagram



0 48 P0.3 P0.2 CP1+ 2 P3.6 CP0- 3 P3.7 CP0+ 4 44 P2.6 C8051F000 43 P2.7 42 P0.1 AINO 🗀 C8051F005 41 DGND AIN1 8 C8051F010 40 D AIN2 39 P0.0 AIN3 10 C8051F015 38 P1.0 AIN4 11 37 P1.1 AIN5 12 36 P1.2 AIN6 13 35 P1.3 AIN7 14 AGND 15 34 P1.4 33 P2.0 AV+ 16 AV+ TT

XTAL1 TB

XTAL2 T0

S

TCK 22

P3.3 23

P3.1 26

P3.1 26

P3.1 26

P3.1 26

P3.1 26

P3.1 26

P3.1 27

P3.1 26

Figure 4.1. TQFP-64 Pinout Diagram



Figure 5.7. ADC0CN: ADC Control Register (C8051F00x)

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|-------|-------|--------|--------|--------|--------|--------|-------------------|--------------|
| ADCEN | ADCTM | ADCINT | ADBUSY | ADSTM1 | ADSTM0 | ADWINT | ADLJST | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | (bit addressable) | 0xE8 |

Bit7: ADCEN: ADC Enable Bit

0: ADC Disabled. ADC is in low power shutdown.

1: ADC Enabled. ADC is active and ready for data conversions.

Bit6: ADCTM: ADC Track Mode Bit

0: When the ADC is enabled, tracking is always done unless a conversion is in process

1: Tracking Defined by ADSTM1-0 bits

ADSTM1-0:

00: Tracking starts with the write of 1 to ADBUSY and lasts for 3 SAR clocks 01: Tracking started by the overflow of Timer 3 and last for 3 SAR clocks

10: ADC tracks only when CNVSTR input is logic low

11: Tracking started by the overflow of Timer 2 and last for 3 SAR clocks

Bit5: ADCINT: ADC Conversion Complete Interrupt Flag

(Must be cleared by software)

0: ADC has not completed a data conversion since the last time this flag was cleared

1: ADC has completed a data conversion

Bit4: ADBUSY: ADC Busy Bit

Read

0: ADC Conversion complete or no valid data has been converted since a reset. The falling edge of ADBUSY generates an interrupt when enabled.

1: ADC Busy converting data

Write

0: No effect

1: Starts ADC Conversion if ADSTM1-0 = 00b

Bits3-2: ADSTM1-0: ADC Start of Conversion Mode Bits

00: ADC conversion started upon every write of 1 to ADBUSY

01: ADC conversions taken on every overflow of Timer 3

10: ADC conversion started upon every rising edge of CNVSTR

11: ADC conversions taken on every overflow of Timer 2

Bit1: ADWINT: ADC Window Compare Interrupt Flag

(Must be cleared by software)

0: ADC Window Comparison Data match has not occurred

1: ADC Window Comparison Data match occurred

Bit0: ADLJST: ADC Left Justify Data Bit

0: Data in ADC0H:ADC0L Registers is right justified

1: Data in ADC0H:ADC0L Registers is left justified






Figure 6.3. Temperature Sensor Transfer Function

Figure 6.4. AMX0CF: AMUX Configuration Register (C8051F01x)

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|------|------|------|------|---------|---------|---------|---------|--------------|
| - | - | - | - | AIN67IC | AIN45IC | AIN23IC | AIN01IC | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | | 0xBA |

Bits7-4: UNUSED. Read = 0000b; Write = don't care

Bit3: AIN67IC: AIN6, AIN7 Input Pair Configuration Bit

0: AIN6 and AIN7 are independent singled-ended inputs

1: AIN6, AIN7 are (respectively) +, - differential input pair

Bit2: AIN45IC: AIN4, AIN5 Input Pair Configuration Bit

0: AIN4 and AIN5 are independent singled-ended inputs

1: AIN4, AIN5 are (respectively) +, - differential input pair

Bit1: AIN23IC: AIN2, AIN3 Input Pair Configuration Bit

0: AIN2 and AIN3 are independent singled-ended inputs

1: AIN2, AIN3 are (respectively) +, - differential input pair

Bit0: AIN01IC: AIN0, AIN1 Input Pair Configuration Bit

0: AIN0 and AIN1 are independent singled-ended inputs

1: AIN0, AIN1 are (respectively) +, - differential input pair

NOTE: The ADC Data Word is in 2's complement format for channels configured as differential.



7. DACs, 12 BIT VOLTAGE MODE

The C8051F000 MCU family has two 12-bit voltage-mode Digital to Analog Converters. Each DAC has an output swing of 0V to VREF-1LSB for a corresponding input code range of 0x000 to 0xFFF. Using DAC0 as an example, the 12-bit data word is written to the low byte (DAC0L) and high byte (DAC0H) data registers. Data is latched into DAC0 after a write to the corresponding DAC0H register, so the write sequence should be DAC0L followed by DAC0H if the full 12-bit resolution is required. The DAC can be used in 8-bit mode by initializing DAC0L to the desired value (typically 0x00), and writing data to only DAC0H with the data shifted to the left. DAC0 Control Register (DAC0CN) provides a means to enable/disable DAC0 and to modify its input data formatting.

The DAC0 enable/disable function is controlled by the DAC0EN bit (DAC0CN.7). Writing a 1 to DAC0EN enables DAC0 while writing a 0 to DAC0EN disables DAC0. While disabled, the output of DAC0 is maintained in a high-impedance state, and the DAC0 supply current falls to 1μ A or less. Also, the Bias Enable bit (BIASE) in the REF0CN register (see Figure 9.2) must be set to 1 in order to supply bias to DAC0. The voltage reference for DAC0 must also be set properly (see Section 9).

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DAC0H and DAC0L. The three DAC0DF bits (DAC0CN.[2:0]) allow the user to specify one of five data word orientations as shown in the DAC0CN register definition.

DAC1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 7.1.




Figure 7.1. DAC Functional Block Diagram



C8051F000/1/2/5/6/7 C8051F010/1/2/5/6/7

10.4. INTERRUPT HANDLER

The CIP-51 includes an extended interrupt system supporting a total of 22 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

10.4.1. MCU Interrupt Sources and Vectors

The MCUs allocate 12 interrupt sources to on-chip peripherals. Up to 10 additional external interrupt sources are available depending on the I/O pin configuration of the device. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 10.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

10.4.2. External Interrupts

Two of the external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

The remaining four external interrupts (External Interrupts 4-7) are active-low, edge-sensitive inputs. The interrupt-pending flags for these interrupts are in the Port 1 Interrupt Flag Register shown in Figure 15.10.



13.8.1. Watchdog Usage

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 13.3.

Enable/Reset WDT

The watchdog timer is both enabled and the countdown restarted by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and restarted as a result of any system reset.

Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT.

```
CLR EA ; disable all interrupts
MOV WDTCN, #0DEh ; disable software
MOV WDTCN, #0ADh ; watchdog timer
SETB EA ; re-enable interrupts
```

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in their initialization code.


Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

```
4^{3+WDTCN[2:0]} x T_{SYSCLK}, (where T_{SYSCLK} is the system clock period).
```

For a 2MHz system clock, this provides an interval range of 0.032msec to 524msec. WDTCN.7 must be a 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] is 111b after a system reset.

Figure 13.3. WDTCN: Watchdog Timer Control Register



Bits7-0: WDT Control

Writing 0xA5 both enables and reloads the WDT.

Writing 0xDE followed within 4 clocks by 0xAD disables the WDT.

Writing 0xFF locks out the disable feature.

Bit4: Watchdog Status Bit (when Read)

Reading the WDTCN.[4] bit indicates the Watchdog Timer Status.

0: WDT is inactive

1: WDT is active

Bits2-0: Watchdog Timeout Interval Bits

The WDTCN.[2:0] bits set the Watchdog Timeout Interval. When writing these bits, WDTCN.7 must be set to 0.



Figure 13.4. RSTSRC: Reset Source Register

| R | R/W | R/W | R/W | R | R | R/W | R | Reset Value |
|---------|---------|--------|--------|--------|--------|-------|--------|--------------|
| JTAGRST | CNVRSEF | C0RSEF | SWRSEF | WDTRSF | MCDRSF | PORSF | PINRSF | xxxxxxx |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | | 0xEF |

(Note: Do not use read-modify-write operations on this register.)

Bit7: JTAGRST. JTAG Reset Flag.

0: JTAG is not currently in reset state.

1: JTAG is in reset state.

Bit6: CNVRSEF: Convert Start Reset Source Enable and Flag

Write

0: CNVSTR is not a reset source

1: CNVSTR is a reset source (active low)

Read

0: Source of prior reset was not from CNVSTR

1: Source of prior reset was from CNVSTR

Bit5: CORSEF: Comparator 0 Reset Enable and Flag

Write

0: Comparator 0 is not a reset source

1: Comparator 0 is a reset source (active low)

Read

Note: The value read from CORSEF is not defined if Comparator 0 has not been enabled as a reset source.

0: Source of prior reset was not from Comparator 0

1: Source of prior reset was from Comparator 0

Bit4: SWRSF: Software Reset Force and Flag

Write

0: No Effect

1: Forces an internal reset. /RST pin is not effected.

Read

0: Prior reset source was not from write to the SWRSF bit.

1: Prior reset source was from write to the SWRSF bit.

Bit3: WDTRSF: Watchdog Timer Reset Flag

0: Source of prior reset was not from WDT timeout.

1: Source of prior reset was from WDT timeout.

Bit2: MCDRSF: Missing Clock Detector Flag

0: Source of prior reset was not from Missing Clock Detector timeout.

1: Source of prior reset was from Missing Clock Detector timeout.

Bit1: PORSF: Power-On Reset Force and Flag

Write

0: No effect

1: Forces a Power-On Reset. /RST is driven low.

Read

0: Source of prior reset was not from POR.

1: Source of prior reset was from POR.

Bit0: PINRSF: HW Pin Reset Flag

0: Source of prior reset was not from /RST pin.

1: Source of prior reset was from /RST pin.



Figure 14.3. OSCXCN: External Oscillator Control Register

| R | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|--------|---------|---------|---------|------|-------|-------|-------|--------------|
| XTLVLD | XOSCMD2 | XOSCMD1 | XOSCMD0 | - | XFCN2 | XFCN1 | XFCN0 | 00110000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | | 0xB1 |

Bit7: XTLVLD: Crystal Oscillator Valid Flag

(Valid only when XOSCMD = 1xx.)

0: Crystal Oscillator is unused or not yet stable

1: Crystal Oscillator is running and stable (should read 1ms after Crystal Oscillator is enabled to avoid transient condition).

Bits6-4: XOSCMD2-0: External Oscillator Mode Bits

00x: Off. XTAL1 pin is grounded internally.

010: System Clock from External CMOS Clock on XTAL1 pin.

011: System Clock from External CMOS Clock on XTAL1 pin divided by 2.

10x: RC/C Oscillator Mode with divide by 2 stage.

110: Crystal Oscillator Mode

111: Crystal Oscillator Mode with divide by 2 stage.

Bit3: RESERVED. Read = undefined, Write = don't care

Bits2-0: XFCN2-0: External Oscillator Frequency Control Bits

000-111: see table below

| XFCN | Crystal (XOSCMD = | RC (XOSCMD = 10x) | C (XOSCMD = 10x) |
|------|---|-------------------------|-------------------|
| | 11x) | | |
| 000 | f ≤ 12.5kHz | f≤ 25kHz | K Factor = 0.44 |
| 001 | $12.5 \text{kHz} < \text{f} \le 30.3 \text{kHz}$ | $25kHz < f \le 50kHz$ | K Factor = 1.4 |
| 010 | $30.35 \text{kHz} < \text{f} \le 93.8 \text{kHz}$ | $50kHz < f \le 100kHz$ | K Factor = 4.4 |
| 011 | $93.8kHz < f \le 267kHz$ | $100kHz < f \le 200kHz$ | K Factor = 13 |
| 100 | $267kHz < f \le 722kHz$ | $200kHz < f \le 400kHz$ | K Factor = 38 |
| 101 | $722kHz < f \le 2.23MHz$ | $400kHz < f \le 800kHz$ | K Factor = 100 |
| 110 | 2.23 MHz $<$ f \leq 6.74MHz | $800kHz < f \le 1.6MHz$ | K Factor = 420 |
| 111 | f > 6.74MHz | $1.6MHz < f \le 3.2MHz$ | K Factor = 1400 |

CRYSTAL MODE (Circuit from Figure 14.1, Option 1; XOSCMD = 11x)

Choose XFCN value to match the crystal or ceramic resonator frequency.

RC MODE (Circuit from Figure 14.1, Option 2; XOSCMD = 10x)

Choose oscillation frequency range where:

 $f = 1.23(10^3) / (R * C)$, where

f = frequency of oscillation in MHz

C = capacitor value in pF

R = Pull-up resistor value in $k\Omega$

C MODE (Circuit from Figure 14.1, Option 3; XOSCMD = 10x)

Choose K Factor (KF) for the oscillation frequency desired:

f = KF / (C * AV+), where

f = frequency of oscillation in MHz

C = capacitor value on XTAL1, XTAL2 pins in pF

AV+ = Analog Power Supply on MCU in volts



Figure 15.5. XBR2: Port I/O CrossBar Register 2

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|---------|-------|--------|--------|-------|--------|-------|--------|--------------|
| 1 | | 10/ 11 | 10/ 11 | 10/11 | 10/ 11 | 10/11 | 1 | 1 |
| WEAKPUD | XBARE | - | - | - | - | - | CNVSTE | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | | 0xE3 |

Bit7: WEAKPUD: Port I/O Weak Pull-up Disable Bit

0: Weak Pull-ups Enabled (except for Ports whose I/O are configured as push-pull)

1: Weak Pull-ups Disabled

Bit6: XBARE: Crossbar Enable Bit

0: Crossbar Disabled1: Crossbar Enabled

Bits5-1: UNUSED. Read = 00000b, Write = don't care. Bit0: CNVSTE: ADC Convert Start Input Enable Bit

0: CNVSTR unavailable at Port pin.1: CNVSTR routed to Port Pin.

Example Usage of XBR0, XBR1, XBR2:

When selected, the digital resources fill the Port I/O pins in order (top to bottom as shown in Table 15.1) starting with P0.0 through P0.7, and then P1.0 through P1.7, and finally P2.0 through P2.7. If the digital resources are not mapped to the Port I/O pins, they default to their matching internal Port Register bits.

Example 1: If XBR0 = 0x11, XBR1 = 0x00, and XBR2 = 0x40:

P0.0=SDA, P0.1=SCL, P0.2=CEX0, P0.3=CEX1, P0.4 ... P2.7 map to corresponding Port I/O.

Example 2: If XBR0 = 0x80, XBR1 = 0x04, and XBR2 = 0x41:

P0.0=CP0, P0.1=/INT0, P0.2 = CNVSTR, P0.3 ... P2.7 map to corresponding Port I/O.



Figure 15.13. P3: Port3 Register

| R/W | Reset Value |
|------|------|------|------|------|------|------|-------------------|--------------|
| P3.7 | P3.6 | P3.5 | P3.4 | P3.3 | P3.2 | P3.1 | P3.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | (bit addressable) | 0xB0 |

Bits7-0: P3.[7:0] (Write)

0: Logic Low Output.

1: Logic High Output (high-impedance if corresponding PRT3CF.n bit = 0)

(Read)

0: P3.n is logic low.1: P3.n is logic high.

Figure 15.14. PRT3CF: Port3 Configuration Register

| R/W | Reset Value |
|------|------|------|------|------|------|------|------|--------------|
| | | | | | | | | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | | 0xA7 |

Bits7-0: PRT3CF.[7:0]: Output Configuration Bits for P3.7-P3.0 (respectively)

0: Corresponding P3.n Output mode is Open-Drain.

1: Corresponding P3.n Output mode is Push-Pull.

Table 15.2. Port I/O DC Electrical Characteristics

VDD = 2.7 to 3.6V, -40°C to +85°C unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------------------|--|-------|-------|-------|-------|
| Output High Voltage | $I_{OH} = -10uA$, Port I/O push-pull | VDD – | | | V |
| | | 0.1 | | | |
| | $I_{OH} = -3 \text{mA}$, Port I/O push-pull | VDD – | | | |
| | | 0.7 | | | |
| | $I_{OH} = -10$ mA, Port I/O push-pull | | VDD – | | |
| | | | 0.8 | | |
| Output Low Voltage | $I_{OL} = 10uA$ | | | 0.1 | V |
| | $I_{OL} = 8.5 \text{mA}$ | | | 0.6 | |
| | $I_{OL} = 25 \text{mA}$ | | 1.0 | | |
| Input High Voltage | | 0.7 x | | | V |
| | | VDD | | | |
| Input Low Voltage | | | | 0.3 x | V |
| | | | | VDD | |
| Input Leakage Current | DGND < Port Pin < VDD, Pin Tri-state | | | | μA |
| | Weak Pull-up Off | | | ±1 | • |
| | Weak Pull-up On | | 30 | | |
| Capacitive Loading | | | 5 | | pF |



16.6.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Data remains stable in the register as long as SI is set to logic 1. Software can safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMB0DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMB0DAT.

Figure 16.6. SMB0DAT: SMBus Data Register

| R/W | Reset Value |
|------|------|------|------|------|------|------|------|--------------|
| | | | | | | | | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | | 0xC2 |

Bits7-0: SMB0DAT: SMBus Data.

The SMB0DAT register contains a byte of data to be transmitted on the SMBus serial interface or a byte that has just been received on the SMBus serial interface. The CPU can read from or write to this register whenever the SI serial interrupt flag (SMB0CN.3) is set to logic one. The serial data in the register remains stable as long as the SI flag is set. When the SI flag is not set, the system may be in the process of shifting data in/out and the CPU should not attempt to access this register.

16.6.4. Address Register

The SMB0ADR Address register holds the slave address for the SMBus interface. In slave mode, the seven most-significant bits hold the 7-bit slave address. The least significant bit, bit 0, is used to enable the recognition of the general call address (0x00). If bit 0 is set to logic 1, the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when the SMBus hardware is operating in master mode.

Figure 16.7. SMB0ADR: SMBus Address Register

| R/W | Reset Value |
|------|------|------|------|------|------|------|------|--------------|
| SLV6 | SLV5 | SLV4 | SLV3 | SLV2 | SLV1 | SLV0 | GC | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address: |
| | | | | | | | | 0xC3 |

Bits7-1: SLV6-SLV0: SMBus Slave Address.

These bits are loaded with the 7-bit slave address to which the SMBus will respond when operating as a slave transmitter or slave receiver. SLV6 is the most significant bit of the address and corresponds to the first bit of the address byte received on the SMBus.

Bit0: GC: General Call Address Enable.

This bit is used to enable general call address (0x00) recognition.

0: General call address is ignored.

1: General call address is recognized.



NSS Slave Device Device Device Mosi SCK

Figure 17.2. Typical SPI Interconnection

17.1. Signal Descriptions

The four signals used by the SPI (MOSI, MISO, SCK, NSS) are described below.

17.1.1. Master Out, Slave In

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. Data is transferred most-significant bit first.

17.1.2. Master In, Slave Out

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. Data is transferred most-significant bit first. A SPI slave places the MISO pin in a high-impedance state when the slave is not selected.

17.1.3. Serial Clock

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines.

17.1.4. Slave Select

The slave select (NSS) signal is an input used to select the SPI module when in slave mode by a master, or to disable the SPI module when in master mode. When in slave mode, it is pulled low to initiate a data transfer and remains low for the duration of the transfer.



18.1. UART Operational Modes

The UART provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 18.1 below. Detailed descriptions follow.

| Mode | Synchronization | Baud Clock | Data Bits | Start/Stop Bits |
|------|-----------------|-----------------------------|-----------|-----------------|
| 0 | Synchronous | SYSCLK/12 | 8 | None |
| 1 | Asynchronous | Timer 1 or Timer 2 Overflow | 8 | 1 Start, 1 Stop |
| 2 | Asynchronous | SYSCLK/32 or SYSCLK/64 | 9 | 1 Start, 1 Stop |
| 3 | Asynchronous | Timer 1 or Timer 2 Overflow | 9 | 1 Start, 1 Stop |

Table 18.1. UART Modes

18.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX pin. The TX pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 18.2).

Eight data bits are transmitted/received, LSB first (see the timing diagram in Figure 18.3). Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the eighth bit time. Data reception begins when the REN Receive Enable bit (SCON.4) is set to logic 1 and the RI Receive Interrupt Flag (SCON.0) is cleared. One cycle after the eighth bit is shifted in, the RI flag is set and reception stops until software clears the RI bit. An interrupt will occur if enabled when either TI or RI is set.

The Mode 0 baud rate is the system clock frequency divided by twelve. RX is forced to open-drain in mode 0, and an external pull-up will typically be required.


C8051Fxxx
RX

CLK
Shift
Reg.

8 Extra Outputs

Figure 18.2. UART Mode 0 Interconnect








C8051F000/1/2/5/6/7 C8051F010/1/2/5/6/7

The Timer 2 overflow rate, when in *Baud Rate Generator Mode* and using an internal clock source, is determined solely by the Timer 2 16-bit reload value (RCAP2H:RCAP2L). The Timer 2 clock source is fixed at SYSCLK/2. The Timer 2 overflow rate can be calculated as follows:

 $T2_OVERFLOWRATE = (SYSCLK/2) / (65536 - [RCAP2H:RCAP2L]).$

Timer 2 can be selected as the baud rate generator for RX and/or TX by setting RCLK (T2CON.5) and/or TCLK (T2CON.4), respectively. When either RCLK or TCLK is set to logic 1, Timer 2 interrupts are automatically disabled and the timer is forced into *Baud Rate Generator Mode* with SYSCLK/2 as its clock source. If a different timebase is required, setting the C/T2 bit (T2CON.1) to logic 1 will allow Timer 2 to be clocked from the external input pin T2. See the Timers section for complete timer configuration details.

Figure 18.5. UART Modes 1, 2, and 3 Interconnect Diagram





18.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (see timing diagram in Figure 18.6). On transmit, the ninth data bit is determined by the value in TB8 (SCON.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB8 (SCON.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the 9th bit must be logic 1.


If these conditions are met, the eight bits of data are stored in SBUF, the ninth bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate in Mode 2 is a direct function of the system clock frequency as follows:

$$Mode\ 2\ Baud\ Rate = 2^{SMOD}*(SYSCLK/64).$$

The SMOD bit (PCON.7) selects whether to divide SYSCLK by 32 or 64. In the formula, 2 is raised to the power SMOD, resulting in a baud rate of either 1/32 or 1/64 of the system clock frequency. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default.

Figure 18.6. UART Modes 2 and 3 Timing Diagram



18.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 is the same as Mode 2 in all respects except the baud rate is variable. The baud rate is determined in the same manner as for Mode 1. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Timer 1 or Timer 2 overflows generate the baud rate just as with Mode 1. In summary, Mode 3 transmits using the same protocol as Mode 2 but with Mode 1 baud rate generation.



18.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the SM2 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB8 = 1) signifying an address byte has been received. In the UART's interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its SM2 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their SM2 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its SM2 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).




Figure 18.7. UART Multi-Processor Mode Interconnect Diagram



20.1. Capture/Compare Modules

Each module can be configured to operate independently in one of four operation modes: Edge-triggered Capture, Software Timer, High Speed Output, or Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 20.1 summarizes the bit settings in the PCA0CPMn registers used to place the PCA capture/compare modules into different operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 20.2 for details on the PCA interrupt configuration.

ECOM CAPN MAT TOG **PWM ECCF Operation Mode** X 1 0 0 0 0 X Capture triggered by positive edge on CEXn Capture triggered by negative edge on X 0 1 0 0 0 X X 1 0 0 0 X Capture triggered by transition on CEXn 1 1 0 0 1 0 0 X Software Timer X 0 0 0 High Speed Output 0 Pulse Width Modulator 0 0

Table 20.1. PCA0CPM Register Settings for PCA Capture/Compare Modules

X = Don't Care




Figure 20.2. PCA Interrupt Block Diagram

21. JTAG (IEEE 1149.1)

Each MCU has an on-chip JTAG interface and logic to support boundary scan for production and in-system testing, Flash read and write operations, and non-intrusive in-circuit debug. The JTAG interface is fully compliant with the IEEE 1149.1 specification. Refer to this specification for detailed descriptions of the Test Interface and Boundary-Scan Architecture. Access of the JTAG Instruction Register (IR) and Data Registers (DR) are as described in the Test Access Port and Operation of the IEEE 1149.1 specification.

The JTAG interface is via four dedicated pins on the MCU, which are TCK, TMS, TDI, and TDO. These pins are all 5V tolerant.

Through the 16-bit JTAG Instruction Register (IR), any of the eight instructions shown in Figure 21.1 can be commanded. There are three Data Registers (DR's) associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the MCU.

Figure 21.1. IR: JTAG Instruction Register

| Bit15 | | Reset Val 0x0004 | | | | | | |
|----------|--|---|--|--|--|--|--|--|
| ынэ | | Dito | | | | | | |
| | , | | | | | | | |
| IR value | Instruction | Description | | | | | | |
| 0x0000 | EXTEST | Selects the Boundary Data Register for control and observability of all | | | | | | |
| | | device pins | | | | | | |
| 0x0002 | SAMPLE/ | Selects the Boundary Data Register for observability and presetting the | | | | | | |
| | PRELOAD | scan-path latches | | | | | | |
| 0x0004 | IDCODE | Selects device ID Register | | | | | | |
| 0xFFFF | BYPASS Selects Bypass Data Register | | | | | | | |
| 0x0082 | Flash Control Selects FLASHCON Register to control how the interface logic responds reads and writes to the FLASHDAT Register | | | | | | | |
| 0x0083 | Flash Data Selects FLASHDAT Register for reads and writes to the Flash mem | | | | | | | |
| 0x0084 | Flash Address Selects FLASHADR Register which holds the address of all Flash read, write, and erase operations | | | | | | | |
| 0x0085 | Flash Scale | Selects FLASHSCL Register which controls the prescaler used to generate | | | | | | |
| | | timing signals for Flash operations | | | | | | |
| | | timing signals for Flash operations | | | | | | |

