

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I²C, LINbus, SPI, UART, USB
Peripherals	DMA, I²S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-25
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100f512baxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100f512baxuma1</a>

---

**Summary of Features****Table 7 ADC Channels<sup>1)</sup>**

Package	VADC G0	VADC G1	VADC G2	VADC G3
PG-LQFP-100	CH0..CH7	CH0..CH7	CH0..CH3	CH0..CH3
PG-LQFP-64	CH0, CH3..CH7	CH0, CH1, CH3, CH6	CH0, CH1	CH2, CH3


1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

## 1.6 Identification Registers

The identification registers allow software to identify the marking.

**Table 8 XMC4400 Identification Registers**


Register Name	Value	Marking
SCU_IDCHIP	0004 4001 <sub>H</sub>	EES-AA, ES-AA
SCU_IDCHIP	0004 4002 <sub>H</sub>	ES-AB, AB
SCU_IDCHIP	0004 4003 <sub>H</sub>	BA
JTAG IDCODE	101D C083 <sub>H</sub>	EES-AA, ES-AA
JTAG IDCODE	201D C083 <sub>H</sub>	ES-AB, AB
JTAG IDCODE	301D C083 <sub>H</sub>	BA

**General Device Information**


**Figure 3      XMC4400 Logic Symbol PG-LQFP-64 and PG-TQFP-64**

## 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.



**Figure 4 XMC4400 PG-LQFP-100 Pin Configuration (top view)**

## 2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

**Table 9 Package Pin Mapping Description**

Function	Package A	Package B	...	Pad Type	Notes
Name	N	Ax	...	A2	

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type (A1, A1+, A2, special=special pad, In=input pad, AN/DIG\_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the “Notes”, special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

**Table 10 Package Pin Mapping**

Function	LQFP-100	LQFP-64 TQFP-64	Pad Type	Notes
P0.0	2	2	A1+	
P0.1	1	1	A1+	
P0.2	100	64	A2	
P0.3	99	63	A2	
P0.4	98	62	A2	
P0.5	97	61	A2	
P0.6	96	60	A2	
P0.7	89	58	A2	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	88	57	A2	After a system reset, via HWSEL this pin selects the DB.TRST function, with a weak pull-down active.
P0.9	4	4	A2	
P0.10	3	3	A1+	

The XMC4400 has a common ground concept, all  $V_{SS}$ ,  $V_{SSA}$  and  $V_{SSO}$  pins share the same ground potential. In packages with an exposed die pad it must be connected to the common ground as well.

$V_{AGND}$  is the low potential to the analog reference  $V_{AREF}$ . Depending on the application it can share the common ground or have a different potential. In devices with shared  $V_{DDA}/V_{AREF}$  and  $V_{SSA}/V_{AGND}$  pins the reference is tied to the supply. Some analog channels can optionally serve as “Alternate Reference”; further details on this operating mode are described in the Reference Manual.

When  $V_{DDP}$  is supplied,  $V_{BAT}$  must be supplied as well. If no other supply source (e.g. battery) is connected to  $V_{BAT}$ , the  $V_{BAT}$  pin can also be connected directly to  $V_{DDP}$ .

## Electrical Parameters

**Table 15 PN-Junction Characterisitics for positive Overload**

Pad Type	$I_{OV} = 5 \text{ mA}, T_J = -40 \text{ }^\circ\text{C}$	$I_{OV} = 5 \text{ mA}, T_J = 150 \text{ }^\circ\text{C}$
A1 / A1+	$V_{IN} = V_{DDP} + 1.0 \text{ V}$	$V_{IN} = V_{DDP} + 0.75 \text{ V}$
A2	$V_{IN} = V_{DDP} + 0.7 \text{ V}$	$V_{IN} = V_{DDP} + 0.6 \text{ V}$
AN/DIG_IN	$V_{IN} = V_{DDP} + 1.0 \text{ V}$	$V_{IN} = V_{DDP} + 0.75 \text{ V}$

**Table 16 PN-Junction Characterisitics for negative Overload**

Pad Type	$I_{OV} = 5 \text{ mA}, T_J = -40 \text{ }^\circ\text{C}$	$I_{OV} = 5 \text{ mA}, T_J = 150 \text{ }^\circ\text{C}$
A1 / A1+	$V_{IN} = V_{SS} - 1.0 \text{ V}$	$V_{IN} = V_{SS} - 0.75 \text{ V}$
A2	$V_{IN} = V_{SS} - 0.7 \text{ V}$	$V_{IN} = V_{SS} - 0.6 \text{ V}$
AN/DIG_IN	$V_{IN} = V_{DDP} - 1.0 \text{ V}$	$V_{IN} = V_{DDP} - 0.75 \text{ V}$

**Table 17 Port Groups for Overload and Short-Circuit Current Sum Parameters**

Group	Pins
1	P0.[12:0], P3.[6:0]
2	P14.[15:0], P15.[9:2]
3	P2.[15:0], P5.[7:0]
4	P1.[15:0], P4.[1:0]

### 3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the [Section 3.2.1](#).

**Table 18 Pad Driver and Pad Classes Overview**

Class	Power Supply	Type	Sub-Class	Speed Grade	Load	Termination
A	3.3 V	LVTTL I/O, LVTTL outputs	A1 (e.g. GPIO)	6 MHz	100 pF	No
			A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended
			A2 (e.g. ext. Bus)	80 MHz	15 pF	Series termination recommended

**Electrical Parameters**
**3.2.2 Analog to Digital Converters (ADCx)**

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 25 ADC Parameters (Operating Conditions apply)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Analog reference voltage <sup>5)</sup>	$V_{\text{AREF SR}}$	$V_{\text{AGND}} + 1$	–	$V_{\text{DDA}} + 0.05^1)$	V	
Analog reference ground <sup>5)</sup>	$V_{\text{AGND SR}}$	$V_{\text{SSM}} - 0.05$	–	$V_{\text{AREF}} - 1$	V	
Analog reference voltage range <sup>2)5)</sup>	$V_{\text{AREF}} - V_{\text{AGND SR}}$	1	–	$V_{\text{DDA}} + 0.1$	V	
Analog input voltage	$V_{\text{AIN SR}}$	$V_{\text{AGND}}$	–	$V_{\text{DDA}}$	V	
Input leakage at analog inputs <sup>3)</sup>	$I_{\text{OZ1 CC}}$	-100	–	200	nA	$0.03 \times V_{\text{DDA}} < V_{\text{AIN}} < 0.97 \times V_{\text{DDA}}$
		-500	–	100	nA	$0 \text{ V} \leq V_{\text{AIN}} \leq 0.03 \times V_{\text{DDA}}$
		-100	–	500	nA	$0.97 \times V_{\text{DDA}} \leq V_{\text{AIN}} \leq V_{\text{DDA}}$
Input leakage current at VAREF	$I_{\text{OZ2 CC}}$	-1	–	1	$\mu\text{A}$	$0 \text{ V} \leq V_{\text{AREF}} \leq V_{\text{DDA}}$
Input leakage current at VAGND	$I_{\text{OZ3 CC}}$	-1	–	1	$\mu\text{A}$	$0 \text{ V} \leq V_{\text{AGND}} \leq V_{\text{DDA}}$
Internal ADC clock	$f_{\text{ADCI CC}}$	2	–	30	MHz	$V_{\text{DDA}} = 3.3 \text{ V}$
Switched capacitance at the analog voltage inputs <sup>4)</sup>	$C_{\text{AINSW CC}}$	–	4	6.5	pF	
Total capacitance of an analog input	$C_{\text{AIINTOT CC}}$	–	12	20	pF	
Switched capacitance at the positive reference voltage input <sup>5)6)</sup>	$C_{\text{AREFSW CC}}$	–	15	30	pF	
Total capacitance of the voltage reference inputs <sup>5)</sup>	$C_{\text{AREFTOT CC}}$	–	20	40	pF	

**Electrical Parameters**
**Table 27 DAC Parameters (Operating Conditions apply) (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Offset error	$ED_{OFF}$ CC		$\pm 20$		mV	
Gain error	$ED_{G\_IN}$ CC	-5	0	5	%	
Startup time	$t_{STARTUP}$ CC	-	15	30	$\mu s$	time from output enabling till code valid $\pm 16$ LSB
3dB Bandwidth of Output Buffer	$f_{C1}$ CC	2.5	5	-	MHz	verified by design
Output sourcing current	$I_{OUT\_SOURCE}$ CC	-	-30	-	mA	
Output sinking current	$I_{OUT\_SINK}$ CC	-	0.6	-	mA	
Output resistance	$R_{OUT}$ CC	-	50	-	Ohm	
Load resistance	$R_L$ SR	5	-	-	kOhm	
Load capacitance	$C_L$ SR	-	-	50	pF	
Signal-to-Noise Ratio	SNR CC	-	70	-	dB	examination bandwidth < 25 kHz
Total Harmonic Distortion	THD CC	-	70	-	dB	examination bandwidth < 25 kHz
Power Supply Rejection Ratio	PSRR CC	-	56	-	dB	to $V_{DDA}$ verified by design

1) According to best straight line method.

### Conversion Calculation


Unsigned:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT\_MIN}) / (V_{OUT\_MAX} - V_{OUT\_MIN})$$

Signed:


$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT\_MIN}) / (V_{OUT\_MAX} - V_{OUT\_MIN}) - 2048$$

## Electrical Parameters



**Figure 15** DAC Conversion Examples

**Electrical Parameters**

- 2) The INL error increases for DAC output voltages below this limit.



**Figure 18** CSG DAC INL and DNL example



**Figure 19** Input operation current

## Electrical Parameters




Figure 20 DAC and Input Selector Propagation Delay

### 3.2.5.3 Clocks

#### HRPWM DAC Conversion Clock

The DAC conversion clock can be generated internally or it can be controlled via a HRPWM module pin.

Table 31 External DAC conversion trigger operating conditions

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Frequency	$f_{\text{etrg}}$	SR	–	–	30 <sup>2)</sup>	MHz
ON time	$t_{\text{onetr}}g$	SR	$2T_{\text{ccu}}$ <sup>1)2)</sup>	–	–	ns
OFF time	$t_{\text{offetr}}g$	SR	$2T_{\text{ccu}}$ <sup>1)2)</sup>	–	–	ns

1) 50% duty cycle is not obligatory

2) Only valid if the signal was not previously synchronized/generated with the fccu clock (or a synchronous clock)

#### CSG External Clock

It is possible to select an external source, that can be used as a clock for the slope generation, HRPWMx.ECLKy. This clock is synchronized internally with the module clock and therefore the external clock needs to meet the criterion described on [Table 32](#).


## Electrical Parameters

**Table 36 USB OTG Data Line (USB\_DP, USB\_DM) Parameters (Operating Conditions apply)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input low voltage	$V_{IL}$ SR	–	–	0.8	V	
Input high voltage (driven)	$V_{IH}$ SR	2.0	–	–	V	
Input high voltage (floating) <sup>1)</sup>	$V_{IHZ}$ SR	2.7	–	3.6	V	
Differential input sensitivity	$V_{DIS}$ CC	0.2	–	–	V	
Differential common mode range	$V_{CM}$ CC	0.8	–	2.5	V	
Output low voltage	$V_{OL}$ CC	0.0	–	0.3	V	1.5 kOhm pull-up to 3.6 V
Output high voltage	$V_{OH}$ CC	2.8	–	3.6	V	15 kOhm pull-down to 0 V
DP pull-up resistor (idle bus)	$R_{PUI}$ CC	900	–	1 575	Ohm	
DP pull-up resistor (upstream port receiving)	$R_{PUA}$ CC	1 425	–	3 090	Ohm	
DP, DM pull-down resistor	$R_{PD}$ CC	14.25	–	24.8	kOhm	
Input impedance DP, DM	$Z_{INP}$ CC	300	–	–	kOhm	$0 \text{ V} \leq V_{IN} \leq V_{DDP}$
Driver output resistance DP, DM	$Z_{DRV}$ CC	28	–	44	Ohm	

1) Measured at A-connector with  $1.5 \text{ kOhm} \pm 5\%$  to  $3.3 \text{ V} \pm 0.3 \text{ V}$  connected to USB\_DP or USB\_DM and at B-connector with  $15 \text{ kOhm} \pm 5\%$  to ground connected to USB\_DP and USB\_DM.

## Electrical Parameters


**Figure 22** Oscillator in Direct Input Mode

### 3.2.11 Flash Memory Parameters

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*


**Table 41 Flash Memory Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Erase Time per 256 Kbyte Sector	$t_{ERP}$ CC	–	5	5.5	s	
Erase Time per 64 Kbyte Sector	$t_{ERP}$ CC	–	1.2	1.4	s	
Erase Time per 16 Kbyte Logical Sector	$t_{ERP}$ CC	–	0.3	0.4	s	
Program time per page <sup>1)</sup>	$t_{PRP}$ CC	–	5.5	11	ms	
Erase suspend delay	$t_{FL\_ErSusp}$ CC	–	–	15	ms	
Wait time after margin change	$t_{FL\_Margin}$ Del CC	10	–	–	μs	
Wake-up time	$t_{WU}$ CC	–	–	270	μs	
Read access time	$t_a$ CC	20	–	–	ns	For operation with $1/f_{CPU} < t_a$ wait states must be configured <sup>2)</sup>
Data Retention Time, Physical Sector <sup>3)4)</sup>	$t_{RET}$ CC	20	–	–	years	Max. 1000 erase/program cycles
Data Retention Time, Logical Sector <sup>3)4)</sup>	$t_{RETL}$ CC	20	–	–	years	Max. 100 erase/program cycles


**Electrical Parameters**

### 3.3 AC Parameters


#### 3.3.1 Testing Waveforms



**Figure 23** Rise/Fall Time Parameters



**Figure 24** Testing Waveform, Output Delay



**Figure 25** Testing Waveform, Output High Impedance

## Electrical Parameters

### 3.3.2 Power-Up and Supply Monitoring

**PORST** is always asserted when  $V_{DDP}$  and/or  $V_{DDC}$  violate the respective thresholds.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*




Figure 26 **PORST** Circuit

Table 42 **Supply Monitoring Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Digital supply voltage reset threshold	$V_{POR\ CC}$	2.79 <sup>1)</sup>	–	3.05 <sup>2)</sup>	V	<sup>3)</sup>
Core supply voltage reset threshold	$V_{PV\ CC}$	–	–	1.17	V	
$V_{DDP}$ voltage to ensure defined pad states	$V_{DDPPA\ CC}$	–	1.0	–	V	
PORST rise time	$t_{PR\ SR}$	–	–	2	$\mu s$	
Startup time from power-on reset with code execution from Flash	$t_{SSW\ CC}$	–	2.5	3.5	ms	Time to the first user code instruction
$V_{DDC}$ ramp up time	$t_{VCR\ CC}$	–	550	–	$\mu s$	Ramp up after power-on or after a reset triggered by a violation of $V_{POR}$ or $V_{PV}$

1) Minimum threshold for reset assertion.

**Electrical Parameters**
**3.3.8 Embedded Trace Macro Cell (ETM) Timing**



The Data timing are to the active clock edge, in half-rate clocking mode that is the rising and falling clock edge.


*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

*Note: Operating conditions apply, with  $C_L \leq 15 \text{ pF}$ .*

**Table 49 ETM Interface Timing Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TRACECLK period	$t_1$ CC	16.7	—	—	ns	—
TRACECLK high time	$t_2$ CC	2	—	—	ns	—
TRACECLK low time	$t_3$ CC	2	—	—	ns	—
TRACECLK and TRACEDATA rise time	$t_4$ CC	—	—	3	ns	—
TRACECLK and TRACEDATA fall time	$t_5$ CC	—	—	3	ns	—
TRACEDATA output valid time	$t_6$ CC	-2	—	3	ns	—


**Figure 31 ETM Clock Timing**

**Figure 32 ETM Data Timing**

**Electrical Parameters**

**Figure 33 DSD Data Timing**
**3.3.9.2 Synchronous Serial Interface (USIC SSC) Timing**


The following parameters are applicable for a USIC channel operated in SSC mode.

*Note: Operating Conditions apply.*


**Table 51 USIC SSC Master Mode Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLKOUT master clock period	$t_{\text{CLK}}$ CC	33.3	—	—	ns	
Slave select output SEL0 active to first SCLKOUT transmit edge	$t_1$ CC	$t_{\text{SYS}} - 6.5^{1)}$	—	—	ns	
Slave select output SEL0 inactive after last SCLKOUT receive edge	$t_2$ CC	$t_{\text{SYS}} - 8.5^{1)}$	—	—	ns	
Data output DOUT[3:0] valid time	$t_3$ CC	-6	—	8	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	$t_4$ SR	23	—	—	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	$t_5$ SR	1	—	—	ns	

1)  $t_{\text{SYS}} = 1 / f_{\text{PB}}$



**Figure 42 PG-LQFP-100-11 (Plastic Green Low Profile Quad Flat Package)**



**Figure 43 PG-LQFP-100-25 (Plastic Green Low Profile Quad Flat Package)**