

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SPI, UART, USB
Peripherals	DMA, I ² S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K × 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-11
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100k256baxuma2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



XMC4400

Microcontroller Series for Industrial Applications

XMC4000 Family

ARM[®] Cortex[®]-M4 32-bit processor core

Data Sheet V1.2 2015-12

Microcontrollers



CoreSight[™], ETM[™], Embedded Trace Macrocell[™] and Embedded Trace Buffer[™] are trademarks of ARM, Limited.

Synopsys[™] is a trademark of Synopsys, Inc.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC4400 series devices.

The document describes the characteristics of a superset of the XMC4400 series devices. For simplicity, the various device types are referred to by the collective term XMC4400 throughout this manual.

XMC4000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - decribes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by Users Guides and Application Notes.

Please refer to http://www.infineon.com/xmc4000 to get access to the latest versions of those documents.



Summary of Features

1 Summary of Features

The XMC4400 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M4 CPU
 - 16-bit and 32-bit Thumb2 instruction set
 - DSP/MAC instructions
 - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- One General Purpose DMA with up-to 8 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- Flexible CRC Engine (FCE) for multiple bit error detection

Data Sheet



XMC4400 XMC4000 Family

General Device Information




Figure 5 XMC4400 PG-LQFP-64 and PG-TQFP-64 Pin Configuration (top view)



General Device Information

2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

Table 9 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type	Notes
Name	Ν	Ax	 A2	

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.


The "Pad Type" indicates the employed pad type (A1, A1+, A2, special=special pad, In=input pad, AN/DIG_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the "Notes", special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

Function	LQFP-100	LQFP-64 TQFP-64	Pad Type	Notes
P0.0	2	2	A1+	
P0.1	1	1	A1+	
P0.2	100	64	A2	
P0.3	99	63	A2	
P0.4	98	62	A2	
P0.5	97	61	A2	
P0.6	96	60	A2	
P0.7	89	58	A2	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	88	57	A2	After a system reset, via <u>HWSEL</u> this pin selects the DB.TRST function, with a weak pull-down active.
P0.9	4	4	A2	
P0.10	3	3	A1+	

Table 10 Package Pin Mapping





The power-up calibration of the ADC requires a maximum number of 4 352 f_{ADCI} cycles.

Figure 13 ADCx Input Circuits




Figure 14 ADCx Analog Input Leakage Current



Conversion Time

Table 26	Conversion Time (Operating Conditions apply)
----------	---

Parameter	Syr	nbol	Values	Unit	Note
Conversion time	t _C		$2 \times T_{ADC}$ + (2 + N + STC + PC +DM) × T_{ADCI}		N = 8, 10, 12 for N-bit conversion $T_{ADC} = 1 / f_{PERIPH}$ $T_{ADCI} = 1 / f_{ADCI}$

- STC defines additional clock cycles to extend the sample time
- · PC adds two cycles if post-calibration is enabled
- DM adds one cycle for an extended conversion time of the MSB

Conversion Time Examples

System assumptions:

 f_{ADC} = 120 MHz i.e. t_{ADC} = 8.33 ns, DIVA = 3, f_{ADCI} = 30 MHz i.e. t_{ADCI} = 33.3 ns According to the given formulas the following minimum conversion times can be achieved (STC = 0, DM = 0):

12-bit post-calibrated conversion (PC = 2):

 $t_{CN12C} = (2 + 12 + 2) \times t_{ADCI} + 2 \times t_{ADC} = 16 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 550 \text{ ns}$

12-bit uncalibrated conversion:

 $t_{\text{CN12}} = (2 + 12) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}} = 14 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 483 \text{ ns}$ 10-bit uncalibrated conversion:

 $t_{CN10} = (2 + 10) \times t_{ADCI} + 2 \times t_{ADC} = 12 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 417 \text{ ns}$ 8-bit uncalibrated:

 $t_{CN8} = (2 + 8) \times t_{ADCI} + 2 \times t_{ADC} = 10 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 350 \text{ ns}$



3.2.4 Out-of-Range Comparator (ORC)

The Out-of-Range Comparator (ORC) triggers on analog input voltages (V_{AIN}) above the analog reference¹ (V_{AREF}) on selected input pins (GxORCy) and generates a service request trigger (GxORCOUTy).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The parameters in Table 28 apply for the maximum reference voltage $V_{\text{AREF}} = V_{\text{DDA}} + 50 \text{ mV}.$

Parameter	Symb	ol		Values	5	Unit	Note / Test Condition
			Min.	Тур.	Max.	1	
DC Switching Level	$V_{\rm ODC}$	CC	100	125	200	mV	$V_{\text{AIN}} \ge V_{\text{AREF}} + V_{\text{ODC}}$
Hysteresis	$V_{\rm OHYS}$	CC	50	-	V _{ODC}	mV	
Detection Delay of a	t _{ODD}	СС	55	-	450	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 200 mV
persistent Overvoltage			45	-	105	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 400 mV
Always detected	t _{OPDD}	СС	440	-	-	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 200 mV
Overvoltage Pulse			90	-	-	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 400 mV
Never detected	t _{OPDN}	СС	-	-	49	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 200 mV
Overvoltage Pulse			-	-	30	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 400 mV
Release Delay	t _{ORD}	СС	65	-	105	ns	$V_{AIN} \leq V_{AREF}$
Enable Delay	t _{OED}	CC	-	100	200	ns	

Table 28 ORC Parameters (Operating Conditions apply)

¹⁾ Always the standard VADC reference, alternate references do not apply to the ORC.






Figure 16 GxORCOUTy Trigger Generation




Figure 17 ORC Detection Ranges



3.2.7 Die Temperature Sensor

The Die Temperature Sensor (DTS) measures the junction temperature T_{1} .

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol Values		S	Unit	Note /		
			Min.	Тур.	Max.		Test Condition
Temperature sensor range	$T_{\rm SR}$	SR	-40	-	150	°C	
Linearity Error (to the below defined formula)	$\Delta T_{\rm LE}$	СС	-	±1	-	°C	per $\Delta T_{\rm J} \leq 30 {\rm °C}$
Offset Error	$\Delta T_{\rm OE}$	СС	-	±6	-	°C	$\Delta T_{\rm OE} = T_{\rm J} - T_{\rm DTS}$ $V_{\rm DDP} \le 3.3 \ {\rm V}^{1)}$
Measurement time	t _M	СС	-	-	100	μS	
Start-up time after reset inactive	t _{TSST}	SR	_	-	10	μS	

 Table 34
 Die Temperature Sensor Parameters

1) At $V_{\text{DDP max}}$ = 3.63 V the typical offset error increases by an additional ΔT_{OE} = ±1 °C.

The following formula calculates the temperature measured by the DTS in [°C] from the RESULT bit field of the DTSSTAT register.

Temperature T_{DTS} = (RESULT - 605) / 2.05 [°C]

This formula and the values defined in **Table 34** apply with the following calibration values:

- DTSCON.BGTRIM = 8_H
- DTSCON.REFTRIM = 4_H



3.2.8 USB OTG Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Values	5	Unit	Note /
		Min.	Тур.	Max.		Test Condition
VBUS input voltage range	V _{IN} CC	0.0	-	5.25	V	
A-device VBUS valid threshold	V _{B1} CC	4.4	-	-	V	
A-device session valid threshold	V _{B2} CC	0.8	-	2.0	V	
B-device session valid threshold	V _{B3} CC	0.8	-	4.0	V	
B-device session end threshold	V _{B4} CC	0.2	-	0.8	V	
VBUS input resistance to ground	R _{VBUS_IN} CC	40	-	100	kOhm	
B-device VBUS pull- up resistor	R _{VBUS_PU} CC	281	-	-	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull- down resistor	R _{VBUS_PD} CC	656	-	-	Ohm	
USB.ID pull-up resistor	R _{UID_PU} CC	14	-	25	kOhm	
VBUS input current	I _{VBUS_IN} CC	_	-	150	μΑ	$0 V \le V_{IN} \le 5.25 V$: T _{AVG} = 1 ms

Table 35 USB OTG VBUS and ID Parameters (Operating Conditions apply)



Condition	s apply)						
Parameter	Symbo	I	1	Values	5	Unit	Note /
		Mi	in.	Тур.	Max.		Test Condition
Input low voltage	V _{IL} S	R –		-	0.8	V	
Input high voltage (driven)	V _{IH} S	R 2.0	0	-	-	V	
Input high voltage (floating) ¹⁾	V _{IHZ} SI	R 2.1	7	-	3.6	V	
Differential input sensitivity	V _{DIS} C	C 0.2	2	-	_	V	
Differential common mode range	V _{CM} C	C 0.8	8	-	2.5	V	
Output low voltage	V _{OL} C	C 0.0	0	-	0.3	V	1.5 kOhm pull- up to 3.6 V
Output high voltage	V _{OH} C	C 2.8	8	-	3.6	V	15 kOhm pull- down to 0 V
DP pull-up resistor (idle bus)	R _{PUI} C	C 90	00	-	1 575	Ohm	
DP pull-up resistor (upstream port receiving)	R _{PUA} C	C 1 4	425	-	3 090	Ohm	
DP, DM pull-down resistor	R _{PD} CO	C 14	.25	-	24.8	kOhm	
Input impedance DP, DM	Z _{INP} C	C 30	00	-	-	kOhm	$0 \ V \leq V_{IN} \leq V_{DDP}$
Driver output resistance DP, DM	Z _{DRV} C	C 28	}	-	44	Ohm	

Table 36 USB OTG Data Line (USB_DP, USB_DM) Parameters (Operating Conditions apply)

 Measured at A-connector with 1.5 kOhm ± 5% to 3.3 V ± 0.3 V connected to USB_DP or USB_DM and at Bconnector with 15 kOhm ± 5% to ground connected to USB_DP and USB_DM.



Parameter	Symb	ol		Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Power Dissipation	P_{DISS}	СС	-	-	1	W	V _{DDP} = 3.6 V, T _J = 150 °C
Wake-up time from Sleep to Active mode	t _{SSA}	СС	-	6	-	cycles	
Wake-up time from Deep Sleep to Active mode			-	-	-	ms	Defined by the wake-up of the Flash module, see Section 3.2.11
Wake-up time from Hibernate mode			_	-	-	ms	Wake-up via power-on reset event, see Section 3.3.2

Table 39 Power Supply Parameters

1) CPU executing code from Flash, all peripherals idle.

2) CPU executing code from Flash. Ethernet, USB and CCU clock off.

3) CPU in sleep, all peripherals idle, Flash in Active mode.

- 4) CPU in sleep, Flash in Active mode.
- 5) CPU in sleep, peripherals disabled, after wake-up code execution from RAM.
- 6) To wake-up the Flash from its Sleep mode, $f_{CPU} \ge 1$ MHz is required.
- 7) OSC_ULP operating with external crystal on RTC_XTAL
- 8) OSC_ULP off, Hibernate domain operating with OSC_SI clock
- 9) Test Power Loop: f_{SYS} = 120 MHz, CPU executing benchmark code from Flash, all CCUs in 100kHz timer mode, all ADC groups in continuous conversion mode, USICs as SPI in internal loop-back mode, CAN in 500kHz internal loop-back mode, interrupt triggered DMA block transfers to parity protected RAMs and FCE, DTS measurements and FPU calculations.

The power consumption of each customer application will most probably be lower than this value, but must be evaluated separately.

- 10) I_{DDP} decreases typically by 5 mA when f_{SYS} decreases by 10 MHz, at constant T_{J}
- 11) Sum of currents of all active converters (ADC and DAC)



Table 41 Flash Memory Parameters

Parameter	Symbol Values				Unit	Note /
		Min.	Тур.	Max.		Test Condition
Data Retention Time, User Configuration Block (UCB) ³⁾⁴⁾	t _{RTU} CC	20	-	-	years	Max. 4 erase/program cycles per UCB
Endurance on 64 Kbyte Physical Sector PS4	N _{EPS4} CC	10000	-	-	cycles	BA-marking devices only! Cycling distributed over life time ⁵⁾

1) In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes an additional time of 5.5 ms.

2) The following formula applies to the wait state configuration: FCON.WSPFLASH × (1 / f_{CPU}) $\geq t_a$.

3) Storage and inactive time included.

4) Values given are valid for an average weighted junction temperature of $T_{\rm J}$ = 110°C.

5) Only valid with robust EEPROM emulation algorithm, equally cycling the logical sectors. For more details see the Reference Manual.



3.3.9 Peripheral Timing

- Note: These parameters are not subject to production test, but verified by design and/or characterization.
- Note: Operating conditions apply.

3.3.9.1 Delta-Sigma Demodulator Digital Interface Timing

The following parameters are applicable for the digital interface of the Delta-Sigma Demodulator (DSD).

The data timing is relative to the active clock edge. Depending on the operation mode of the connected modulator that can be the rising and falling clock edge.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		,	Values		Unit	Note /
			Min.	Тур.	Max.		Test Condition
MCLK period in master mode	<i>t</i> ₁	СС	33.3	-	-	ns	$t_1 \ge 4 \ge t_{\text{PERIPH}}^{1}$
MCLK high time in master mode	<i>t</i> ₂	СС	9	-	-	ns	$t_2 > t_{\text{PERIPH}}^{1)}$
MCLK low time in master mode	<i>t</i> ₃	СС	9	-	-	ns	$t_3 > t_{\text{PERIPH}}^{1)}$
MCLK period in slave mode	<i>t</i> ₁	SR	33.3	-	-	ns	$t_1 \ge 4 \ge t_{\text{PERIPH}}^{1}$
MCLK high time in slave mode	<i>t</i> ₂	SR	t _{PERIPH}	-	-	ns	1)
MCLK low time in slave mode	<i>t</i> ₃	SR	t _{PERIPH}	-	-	ns	1)
DIN input setup time to the active clock edge	<i>t</i> ₄	SR	t_{PERIPH} + 4	-	-	ns	1)
DIN input hold time from the active clock edge	<i>t</i> ₅	SR	t _{PERIPH} + 3	-	-	ns	1)

84

Table 50	DSD Interface Timing Parameters
----------	---------------------------------

1) $t_{\text{PERIPH}} = 1 / f_{\text{PERIPH}}$






Figure 34 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.



3.3.9.3 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode. *Note: Operating Conditions apply.*

Table 53	USIC IIC	Standard	Mode	Timing ¹⁾
----------	----------	----------	------	----------------------

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

 Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



XMC4400 XMC4000 Family

Package and Reliability




Figure 42 PG-LQFP-100-11 (Plastic Green Low Profile Quad Flat Package)



XMC4400 XMC4000 Family

Package and Reliability




Figure 43 PG-LQFP-100-25 (Plastic Green Low Profile Quad Flat Package)