




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SPI, UART, USB
Peripherals	DMA, I ² S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-11
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100k512abxqma1

XMC4400

Microcontroller Series
for Industrial Applications

XMC4000 Family

ARM[®] Cortex[®]-M4
32-bit processor core

Data Sheet

V1.2 2015-12

Microcontrollers

Table of Contents

1	Summary of Features	9
1.1	Ordering Information	11
1.2	Device Types	11
1.3	Package Variants	12
1.4	Device Type Features	12
1.5	Definition of Feature Variants	13
1.6	Identification Registers	14
2	General Device Information	15
2.1	Logic Symbols	15
2.2	Pin Configuration and Definition	17
2.2.1	Package Pin Summary	19
2.2.2	Port I/O Functions	24
2.2.2.1	Port I/O Function Table	25
2.3	Power Connection Scheme	29
3	Electrical Parameters	31
3.1	General Parameters	31
3.1.1	Parameter Interpretation	31
3.1.2	Absolute Maximum Ratings	32
3.1.3	Pin Reliability in Overload	33
3.1.4	Pad Driver and Pad Classes Summary	35
3.1.5	Operating Conditions	37
3.2	DC Parameters	38
3.2.1	Input/Output Pins	38
3.2.2	Analog to Digital Converters (ADCx)	45
3.2.3	Digital to Analog Converters (DACx)	50
3.2.4	Out-of-Range Comparator (ORC)	53
3.2.5	High Resolution PWM (HRPWM)	55
3.2.5.1	HRC characteristics	55
3.2.5.2	CMP and 10-bit DAC characteristics	55
3.2.5.3	Clocks	58
3.2.6	Low Power Analog Comparator (LPAC)	59
3.2.7	Die Temperature Sensor	60
3.2.8	USB OTG Interface DC Characteristics	61
3.2.9	Oscillator Pins	63
3.2.10	Power Supply Current	67
3.2.11	Flash Memory Parameters	71
3.3	AC Parameters	73
3.3.1	Testing Waveforms	73
3.3.2	Power-Up and Supply Monitoring	74
3.3.3	Power Sequencing	75

Table of Contents

3.3.4	Phase Locked Loop (PLL) Characteristics	77
3.3.5	Internal Clock Source Characteristics	78
3.3.6	JTAG Interface Timing	80
3.3.7	Serial Wire Debug Port (SW-DP) Timing	82
3.3.8	Embedded Trace Macro Cell (ETM) Timing	83
3.3.9	Peripheral Timing	84
3.3.9.1	Delta-Sigma Demodulator Digital Interface Timing	84
3.3.9.2	Synchronous Serial Interface (USIC SSC) Timing	85
3.3.9.3	Inter-IC (IIC) Interface Timing	88
3.3.9.4	Inter-IC Sound (IIS) Interface Timing	90
3.3.10	USB Interface Characteristics	92
3.3.11	Ethernet Interface (ETH) Characteristics	93
3.3.11.1	ETH Measurement Reference Points	93
3.3.11.2	ETH Management Signal Parameters (ETH_MDC, ETH_MDIO)	94
3.3.11.3	ETH RMII Parameters	95
4	Package and Reliability	96
4.1	Package Parameters	96
4.1.1	Thermal Considerations	96
4.2	Package Outlines	97
5	Quality Declarations	102

1.3 Package Variants

Different markings of the XMC4400 use different package variants. Details of those packages are given in the [Package Parameters](#) section of the Data Sheet.

Table 2 XMC4400 Package Variants

Package Variant	Marking	Package
XMC4400-F100	EES-AA, ES-AA, ES-AB, AB	PG-LQFP-100-11
XMC4400-F64		PG-LQFP-64-19
XMC4400-F100	BA	PG-LQFP-100-25
XMC4400-F64		PG-TQFP-64-19

1.4 Device Type Features

The following table lists the available features per device type.

Table 3 Features of XMC4400 Device Types

Derivative ¹⁾	LEDTS Intf.	ETH Intf.	USB Intf.	USIC Chan.	MultiCAN Nodes, MO
XMC4400-F100x512	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4400-F64x512	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4400-F100x256	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4400-F64x256	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4402-F100x256	1	—	1	2 x 2	N0, N1 MO[0..63]
XMC4402-F64x256	1	—	1	2 x 2	N0, N1 MO[0..63]

1) x is a placeholder for the supported temperature range.

Table 7 ADC Channels¹⁾

Package	VADC G0	VADC G1	VADC G2	VADC G3
PG-LQFP-100	CH0..CH7	CH0..CH7	CH0..CH3	CH0..CH3
PG-LQFP-64	CH0, CH3..CH7	CH0, CH1, CH3, CH6	CH0, CH1	CH2, CH3

1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

1.6 Identification Registers

The identification registers allow software to identify the marking.

Table 8 XMC4400 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 4001 _H	EES-AA, ES-AA
SCU_IDCHIP	0004 4002 _H	ES-AB, AB
SCU_IDCHIP	0004 4003 _H	BA
JTAG IDCODE	101D C083 _H	EES-AA, ES-AA
JTAG IDCODE	201D C083 _H	ES-AB, AB
JTAG IDCODE	301D C083 _H	BA

2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC4400 PG-LQFP-100 Pin Configuration (top view)

2.2.2.1 Port I/O Function Table

Table 12 Port I/O Functions

Function	Output					Input							
	ALT1	ALT2	ALT3	ALT4	HWO0	HWI0	Input	Input	Input	Input	Input	Input	Input
P0.0		CAN. NO_TXD	CCU80. OUT21	LEDTS0. COL2			U1C1. DXD0	ETH0. CLK_RMIIIB	ERU0. 0B0			HRPWM0. C1INB	ETH0. CLKRXB
P0.1	USB. DRIVEVBUS	U1C1. DOU70	CCU80. OUT11	LEDTS0. COL3				ETH0. CRS_DVB	ERU0. 0A0			HRPWM0. C2INB	ETH0. RXDVB
P0.2		U1C1. SELO1	CCU80. OUT01	HRPWM0. HROUT01	U1C0. DOU73	U1C0. HWIN3	ETH0. RXD0B		ERU0. 3B3				
P0.3			CCU80. OUT20	HRPWM0. HROUT20	U1C0. DOU72	U1C0. HWIN2	ETH0. RXD1B			ERU1. 3B0			
P0.4	ETH0. TX_EN		CCU80. OUT10	HRPWM0. HROUT21	U1C0. DOU71	U1C0. HWIN1		U1C0. DX0A	ERU0. 2B3				
P0.5	ETH0. TXD0	U1C0. DOU70	CCU80. OUT00	HRPWM0. HROUT00	U1C0. DOU70	U1C0. HWIN0		U1C0. DX0B		ERU1. 3A0			
P0.6	ETH0. TXD1	U1C0. SELO0	CCU80. OUT30	HRPWM0. HROUT30				U1C0. DX2A	ERU0. 3B2		CCU80. IN2B		
P0.7	WWDT. SERVICE_OUT	U0C0. SELO0		HRPWM0. HROUT11		DB. TDI	U0C0. DX2B	DSD. DIN1A	ERU0. 2B1		CCU80. IN0A	CCU80. IN1A	CCU80. IN3A
P0.8	SCU. EXTCLK	U0C0. SCLKOUT		HRPWM0. HROUT10		DB. TRST	U0C0. DX1B	DSD. DIN0A	ERU0. 2A1		CCU80. IN1B		
P0.9	HRPWM0. HROUT31	U1C1. SELO0	CCU80. OUT12	LEDTS0. COL0	ETH0. MD0	ETH0. MD1A	U1C1. DX2A	USB. ID	ERU0. 1B0				
P0.10	ETH0. MDC	U1C1. SCLKOUT	CCU80. OUT02	LEDTS0. COL1			U1C1. DX1A		ERU0. 1A0				
P0.11		U1C0. SCLKOUT	CCU80. OUT31				ETH0. RXERB	U1C0. DX1A	ERU0. 3A2				
P0.12		U1C1. SELO0	CCU40. OUT3					U1C1. DX2B	ERU0. 2B2				
P1.0	DSD. CGPWMN	U0C0. SELO0	CCU40. OUT3	ERU1. PDOU73			U0C0. DX2A		ERU0. 3B0		CCU40. IN3A	HRPWM0. C0INB	
P1.1	DSD. CGPWMN	U0C0. SCLKOUT	CCU40. OUT2	ERU1. PDOU72			U0C0. DX1A	POSIF0. IN2A	ERU0. 3A0		CCU40. IN2A	HRPWM0. C1INA	
P1.2			CCU40. OUT1	ERU1. PDOU71	U0C0. DOU73	U0C0. HWIN3		POSIF0. IN1A		ERU1. 2B0	CCU40. IN1A	HRPWM0. C2INA	
P1.3		U0C0. MCLKOUT	CCU40. OUT0	ERU1. PDOU70	U0C0. DOU72	U0C0. HWIN2		POSIF0. IN0A		ERU1. 2A0	CCU40. IN0A	HRPWM0. C0INB	
P1.4	WWDT. SERVICE_OUT	CAN. NO_TXD	CCU80. OUT33	CCU81. OUT20	U0C0. DOU71	U0C0. HWIN1	U0C0. DX0B	CAN. N1_RXDD	ERU0. 2B0		CCU41. IN0C	HRPWM0. BL0A	
P1.5	CAN. N1_TXD	U0C0. DOU70	CCU80. OUT23	CCU81. OUT10	U0C0. DOU70	U0C0. HWIN0	U0C0. DX0A	CAN. N0_RXDA	ERU0. 2A0	ERU1. 0A0	CCU41. IN1C	DSD. DIN2B	
P1.6		U0C0. SCLKOUT					DSD. DIN2A						

Electrical Parameters

Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.

Table 14 Overload Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input current on any port pin during overload condition	I_{OV} SR	-5	—	5	mA	
Absolute sum of all input circuit currents for one port group during overload condition ¹⁾	I_{OVG} SR	—	—	20	mA	$\Sigma I_{OVx} $, for all $I_{OVx} < 0$ mA
		—	—	20	mA	$\Sigma I_{OVx} $, for all $I_{OVx} > 0$ mA
Absolute sum of all input circuit currents during overload condition	I_{OVS} SR	—	—	80	mA	ΣI_{OVG}

1) The port groups are defined in [Table 17](#).

Figure 9 shows the path of the input currents during overload via the ESD protection structures. The diodes against V_{DDP} and ground are a simplified representation of these ESD protection structures.




Figure 9 Input Overload Current via ESD structures

[Table 15](#) and [Table 16](#) list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the **Absolute Maximum Ratings** must not be exceeded during overload.

Table 24 HIB_IO Class_A1 special Pads

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Input leakage current	I_{OZHIB} CC	-500	500	nA	$0\text{ V} \leq V_{IN} \leq V_{BAT}$
Input high voltage	V_{IHIB} SR	$0.6 \times V_{BAT}$	$V_{BAT} + 0.3$	V	max. 3.6 V
Input low voltage	V_{ILHIB} SR	-0.3	$0.36 \times V_{BAT}$	V	
Input Hysteresis for HIB_IO pins ¹⁾	$HYSHIB$ CC	$0.1 \times V_{BAT}$	–	V	$V_{BAT} \geq 3.13\text{ V}$
		$0.06 \times V_{BAT}$	–	V	$V_{BAT} < 3.13\text{ V}$
Output high voltage, POD ¹⁾ = medium	V_{OHHIB} CC	$V_{BAT} - 0.4$	–	V	$I_{OH} \geq -1.4\text{ mA}$
Output low voltage	V_{OLHIB} CC	–	0.4	V	$I_{OL} \leq 2\text{ mA}$
Fall time	t_{FHIB} CC	–	50	ns	$V_{BAT} \geq 3.13\text{ V}$ $C_L = 50\text{ pF}$
		–	100	ns	$V_{BAT} < 3.13\text{ V}$ $C_L = 50\text{ pF}$
Rise time	t_{RHIB} CC	–	50	ns	$V_{BAT} \geq 3.13\text{ V}$ $C_L = 50\text{ pF}$
		–	100	ns	$V_{BAT} < 3.13\text{ V}$ $C_L = 50\text{ pF}$

1) Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.

Electrical Parameters
Table 30 CMP and 10-bit DAC characteristics (Operating Conditions apply)
 (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
CSG Output Jitter	$D_{\text{CSG}} \text{ CC}$	—	—	1	clk	
Bias startup time	$t_{\text{start}} \text{ CC}$	—	—	98	µs	
Bias supply current	$I_{\text{DDbias}} \text{ CC}$	—	—	400	µA	
CSGy startup time	$t_{\text{CSGS}} \text{ CC}$	—	—	2	µs	
Input operation current ¹⁾	$I_{\text{DDCIN}} \text{ CC}$	-10	—	33	µA	See Figure 19
High Speed Mode						
DAC output voltage range	$V_{\text{DOUT}} \text{ CC}$	V_{SS}	—	V_{DDP}	V	
DAC propagation delay - Full scale	$t_{\text{FShs}} \text{ CC}$	—	—	80	ns	See Figure 20
Input Selector propagation delay - Full scale	$t_{\text{Dhs}} \text{ CC}$	—	—	100	ns	See Figure 20
Comparator bandwidth	$t_{\text{Dhs}} \text{ CC}$	20	—	—	ns	
DAC CLK frequency	$f_{\text{clk}} \text{ SR}$	—	—	30	MHz	
Supply current	$I_{\text{DDhs}} \text{ CC}$	—	—	940	µA	
Low Speed Mode						
DAC output voltage range	$V_{\text{DOUT}} \text{ CC}$	$0.1 \times V_{\text{DDP}}^{2)}$	—	V_{DDP}	V	
DAC propagation delay - Full Scale	$t_{\text{FSls}} \text{ CC}$	—	—	160	ns	See Figure 20
Input Selector propagation delay - Full Scale	$t_{\text{Dls}} \text{ CC}$	—	—	200	ns	See Figure 20
Comparator bandwidth	$t_{\text{Dls}} \text{ CC}$	20	—	—	ns	
DAC CLK frequency	$f_{\text{clk}} \text{ SR}$	—	—	30	MHz	
Supply current	$I_{\text{DDls}} \text{ CC}$	—	—	300	µA	

 1) Typical input resistance $R_{\text{CIN}} = 100\text{k}\Omega$.

3.2.8 USB OTG Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 35 USB OTG VBUS and ID Parameters (Operating Conditions apply)

Parameter	Symbol		Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
VBUS input voltage range	V_{IN}	CC	0.0	–	5.25	V	
A-device VBUS valid threshold	V_{B1}	CC	4.4	–	–	V	
A-device session valid threshold	V_{B2}	CC	0.8	–	2.0	V	
B-device session valid threshold	V_{B3}	CC	0.8	–	4.0	V	
B-device session end threshold	V_{B4}	CC	0.2	–	0.8	V	
VBUS input resistance to ground	R_{VBUS_IN}	CC	40	–	100	kOhm	
B-device VBUS pull-up resistor	R_{VBUS_PU}	CC	281	–	–	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull-down resistor	R_{VBUS_PD}	CC	656	–	–	Ohm	
USB.ID pull-up resistor	R_{UID_PU}	CC	14	–	25	kOhm	
VBUS input current	I_{VBUS_IN}	CC	–	–	150	μA	$0\text{ V} \leq V_{IN} \leq 5.25\text{ V}$: $T_{AVG} = 1\text{ ms}$

Electrical Parameters
Table 39 Power Supply Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Sleep supply current ³⁾ Peripherals enabled Frequency: $f_{CPU} / f_{PERIPH} / f_{CCU}$ in MHz	I_{DDPS} CC	–	104	–	mA	120 / 120 / 120
		–	93	–		120 / 60 / 60
		–	78	–		60 / 60 / 120
		–	57	–		24 / 24 / 24
		–	46	–		1 / 1 / 1
		–	46	–		100 / 100 / 100
$f_{CPU} / f_{PERIPH} / f_{CCU}$ in kHz Sleep supply current ⁴⁾ Peripherals disabled Frequency: $f_{CPU} / f_{PERIPH} / f_{CCU}$ in MHz	I_{DDPS} CC	–	72	–	mA	120 / 120 / 120
		–	71	–		120 / 60 / 60
		–	61	–		60 / 60 / 120
		–	52	–		24 / 24 / 24
		–	46	–		1 / 1 / 1
		–	46	–		100 / 100 / 100
$f_{CPU} / f_{PERIPH} / f_{CCU}$ in kHz Deep Sleep supply current ⁵⁾ Flash in Sleep mode Frequency: $f_{CPU} / f_{PERIPH} / f_{CCU}$ in MHz $f_{CPU} / f_{PERIPH} / f_{CCU}$ in kHz	I_{DDPD} CC	–	8	–	mA	24 / 24 / 24
		–	5	–		4 / 4 / 4
		–	4	–		1 / 1 / 1
		–	4.5	–		100 / 100 / 100 ⁶⁾
Hibernate supply current RTC on ⁷⁾	I_{DDPH} CC	–	12.8	–	μ A	$V_{BAT} = 3.3$ V
		–	9.0	–		$V_{BAT} = 2.4$ V
		–	7.7	–		$V_{BAT} = 2.0$ V
Hibernate supply current RTC off ⁸⁾	I_{DDPH} CC	–	12.0	–	μ A	$V_{BAT} = 3.3$ V
		–	8.4	–		$V_{BAT} = 2.4$ V
		–	7.0	–		$V_{BAT} = 2.0$ V
Worst case active supply current ⁹⁾	I_{DDPA} CC	–	–	170 ¹⁰⁾	mA	$V_{DDP} = 3.6$ V, $T_J = 150$ °C
V_{DDA} power supply current	I_{DDA} CC	–	–	– ¹¹⁾	mA	
I_{DDP} current at PORST Low	I_{DDP_PORST} CC	–	–	30	mA	$V_{DDP} = 3.6$ V, $T_J = 150$ °C

Electrical Parameters

Table 41 Flash Memory Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Data Retention Time, User Configuration Block (UCB) ³⁾⁴⁾	$t_{RTU\ CC}$	20	–	–	years	Max. 4 erase/program cycles per UCB
Endurance on 64 Kbyte Physical Sector PS4	$N_{EPS4\ CC}$	10000	–	–	cycles	BA-marking devices only! Cycling distributed over life time ⁵⁾

- 1) In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes an additional time of 5.5 ms.
- 2) The following formula applies to the wait state configuration: $FCON.WSPFLASH \times (1 / f_{CPU}) \geq t_a$.
- 3) Storage and inactive time included.
- 4) Values given are valid for an average weighted junction temperature of $T_j = 110^\circ\text{C}$.
- 5) Only valid with robust EEPROM emulation algorithm, equally cycling the logical sectors. For more details see the Reference Manual.

3.3 AC Parameters

3.3.1 Testing Waveforms




Figure 23 Rise/Fall Time Parameters




Figure 24 Testing Waveform, Output Delay




Figure 25 Testing Waveform, Output High Impedance

Slow Internal Clock Source
Table 46 Slow Internal Clock Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Nominal frequency	f_{OSI} CC	–	32.768	–	kHz	
Accuracy	Δf_{OSI} CC	-4	–	4	%	$V_{BAT} = \text{const.}$ $0\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$
		-5	–	5	%	$V_{BAT} = \text{const.}$ $T_A < 0\text{ }^{\circ}\text{C}$ or $T_A > 85\text{ }^{\circ}\text{C}$
		-5	–	5	%	$2.4\text{ V} \leq V_{BAT}$, $T_A = 25\text{ }^{\circ}\text{C}$
		-10	–	10	%	$1.95\text{ V} \leq V_{BAT} < 2.4\text{ V}$, $T_A = 25\text{ }^{\circ}\text{C}$
Start-up time	t_{OSIS} CC	–	50	–	μs	

Table 54 USIC IIC Fast Mode Timing¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Fall time of both SDA and SCL	t_1 CC/SR	20 + $0.1 \cdot C_b$ ²⁾	-	300	ns	
Rise time of both SDA and SCL	t_2 CC/SR	20 + $0.1 \cdot C_b$ ²⁾	-	300	ns	
Data hold time	t_3 CC/SR	0	-	-	μs	
Data set-up time	t_4 CC/SR	100	-	-	ns	
LOW period of SCL clock	t_5 CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t_6 CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t_7 CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t_8 CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t_9 CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t_{10} CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	C_b SR	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C_b refers to the total capacitance of one bus line in pF.




Figure 36 USIC IIS Master Transmitter Timing

Table 56 USIC IIS Slave Receiver Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	t_6 SR	66.6	—	—	ns	
Clock HIGH	t_7 SR	$0.35 \times t_{6min}$	—	—	ns	
Clock Low	t_8 SR	$0.35 \times t_{6min}$	—	—	ns	
Set-up time	t_9 SR	$0.2 \times t_{6min}$	—	—	ns	
Hold time	t_{10} SR	0	—	—	ns	




Figure 37 USIC IIS Slave Receiver Timing

3.3.10 USB Interface Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 57 USB Timing Parameters (operating conditions apply)

Parameter	Symbol		Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
Rise time	t_R	CC	4	–	20	ns	$C_L = 50 \text{ pF}$
Fall time	t_F	CC	4	–	20	ns	$C_L = 50 \text{ pF}$
Rise/Fall time matching	t_R/t_F	CC	90	–	111.11	%	$C_L = 50 \text{ pF}$
Crossover voltage	V_{CRS}	CC	1.3	–	2.0	V	$C_L = 50 \text{ pF}$




Figure 38 USB Signal Timing

3.3.11.2 ETH Management Signal Parameters (ETH_MDC, ETH_MDIO)

Table 58 ETH Management Signal Timing Parameters

Parameter	Symbol		Values			Unit	Note / Test Condi on
			Min.	Typ.	Max.		
ETH_MDC period	t_1	CC	400	—	—	ns	$C_L = 25 \text{ pF}$
ETH_MDC high time	t_2	CC	160	—	—	ns	
ETH_MDC low time	t_3	CC	160	—	—	ns	
ETH_MDIO setup time (output)	t_4	CC	10	—	—	ns	
ETH_MDIO hold time (output)	t_5	CC	10	—	—	ns	
ETH_MDIO data valid (input)	t_6	SR	0	—	300	ns	




Figure 40 ETH Management Signal Timing

Package and Reliability

The maximum heat that can be dissipated depends on the package and its integration into the target board. The “Thermal resistance $R_{\Theta JA}$ ” quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 150 °C.

The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta JA}$

The internal power consumption is defined as

$$P_{INT} = V_{DDP} \times I_{DDP} \text{ (switching current and leakage current).}$$

The static external power consumption caused by the output drivers is defined as

$$P_{IOSTAT} = \Sigma((V_{DDP} - V_{OH}) \times I_{OH}) + \Sigma(V_{OL} \times I_{OL})$$

The dynamic external power consumption caused by the output drivers (P_{IODYN}) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce V_{DDP} , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers

4.2 Package Outlines

The availability of different packages for different devices types is listed in [Table 1](#), specific packages for different device markings are listed in [Table 2](#).

The exposed die pad dimensions are listed in [Table 60](#).

Table 61 Differences PG-LQFP-100-11 to PG-LQFP-100-24

Change	PG-LQFP-100-11	PG-LQFP-100-25
Thermal Resistance Junction Ambient ($R_{\Theta JA}$)	20.5 K/W	20.0 K/W
Lead Width	0.22 ^{+0.05} mm	0.2 ^{+0.07} _{-0.03} mm
Lead Thickness	0.15 ^{+0.05} _{-0.06} mm	0.127 ^{+0.073} _{-0.037} mm
Exposed Die Pad outer dimensions	7.0 mm × 7.0 mm	7.0 mm × 7.0 mm
Exposed Die Pad U-Groove inner dimensions	n.a.	6.2 mm × 6.2 mm