

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I²C, LINbus, SPI, UART, USB
Peripherals	DMA, I²S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-11
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100k512abxqma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100k512abxqma1</a>

# XMC4400

Microcontroller Series  
for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4  
32-bit processor core

Data Sheet

V1.2 2015-12

Microcontrollers

## Table of Contents

## Table of Contents

<b>1</b>	<b>Summary of Features</b>	9
1.1	Ordering Information	11
1.2	Device Types	11
1.3	Package Variants	12
1.4	Device Type Features	12
1.5	Definition of Feature Variants	13
1.6	Identification Registers	14
<b>2</b>	<b>General Device Information</b>	15
2.1	Logic Symbols	15
2.2	Pin Configuration and Definition	17
2.2.1	Package Pin Summary	19
2.2.2	Port I/O Functions	24
2.2.2.1	Port I/O Function Table	25
2.3	Power Connection Scheme	29
<b>3</b>	<b>Electrical Parameters</b>	31
3.1	General Parameters	31
3.1.1	Parameter Interpretation	31
3.1.2	Absolute Maximum Ratings	32
3.1.3	Pin Reliability in Overload	33
3.1.4	Pad Driver and Pad Classes Summary	35
3.1.5	Operating Conditions	37
3.2	DC Parameters	38
3.2.1	Input/Output Pins	38
3.2.2	Analog to Digital Converters (ADCx)	45
3.2.3	Digital to Analog Converters (DACx)	50
3.2.4	Out-of-Range Comparator (ORC)	53
3.2.5	High Resolution PWM (HRPWM)	55
3.2.5.1	HRC characteristics	55
3.2.5.2	CMP and 10-bit DAC characteristics	55
3.2.5.3	Clocks	58
3.2.6	Low Power Analog Comparator (LPAC)	59
3.2.7	Die Temperature Sensor	60
3.2.8	USB OTG Interface DC Characteristics	61
3.2.9	Oscillator Pins	63
3.2.10	Power Supply Current	67
3.2.11	Flash Memory Parameters	71
3.3	AC Parameters	73
3.3.1	Testing Waveforms	73
3.3.2	Power-Up and Supply Monitoring	74
3.3.3	Power Sequencing	75

---

**Table of Contents**

3.3.4	Phase Locked Loop (PLL) Characteristics .....	77
3.3.5	Internal Clock Source Characteristics .....	78
3.3.6	JTAG Interface Timing .....	80
3.3.7	Serial Wire Debug Port (SW-DP) Timing .....	82
3.3.8	Embedded Trace Macro Cell (ETM) Timing .....	83
3.3.9	Peripheral Timing .....	84
3.3.9.1	Delta-Sigma Demodulator Digital Interface Timing .....	84
3.3.9.2	Synchronous Serial Interface (USIC SSC) Timing .....	85
3.3.9.3	Inter-IC (IIC) Interface Timing .....	88
3.3.9.4	Inter-IC Sound (IIS) Interface Timing .....	90
3.3.10	USB Interface Characteristics .....	92
3.3.11	Ethernet Interface (ETH) Characteristics .....	93
3.3.11.1	ETH Measurement Reference Points .....	93
3.3.11.2	ETH Management Signal Parameters (ETH_MDC, ETH_MDIO) ..	94
3.3.11.3	ETH RMII Parameters .....	95
<b>4</b>	<b>Package and Reliability .....</b>	<b>96</b>
4.1	Package Parameters .....	96
4.1.1	Thermal Considerations .....	96
4.2	Package Outlines .....	97
<b>5</b>	<b>Quality Declarations .....</b>	<b>102</b>

## Summary of Features

### 1.3 Package Variants

Different markings of the XMC4400 use different package variants. Details of those packages are given in the **Package Parameters** section of the Data Sheet.

**Table 2 XMC4400 Package Variants**

Package Variant	Marking	Package
XMC4400-F100	EES-AA, ES-AA, ES-AB, AB	PG-LQFP-100-11
XMC4400-F64		PG-LQFP-64-19
XMC4400-F100	BA	PG-LQFP-100-25
XMC4400-F64		PG-TQFP-64-19

### 1.4 Device Type Features

The following table lists the available features per device type.

**Table 3 Features of XMC4400 Device Types**

Derivative <sup>1)</sup>	LEDTS Intf.	ETH Intf.	USB Intf.	USIC Chan.	MultiCAN Nodes, MO
XMC4400-F100x512	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4400-F64x512	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4400-F100x256	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4400-F64x256	1	RMII	1	2 x 2	N0, N1 MO[0..63]
XMC4402-F100x256	1	—	1	2 x 2	N0, N1 MO[0..63]
XMC4402-F64x256	1	—	1	2 x 2	N0, N1 MO[0..63]

1) x is a placeholder for the supported temperature range.

---

**Summary of Features****Table 7 ADC Channels<sup>1)</sup>**

Package	VADC G0	VADC G1	VADC G2	VADC G3
PG-LQFP-100	CH0..CH7	CH0..CH7	CH0..CH3	CH0..CH3
PG-LQFP-64	CH0, CH3..CH7	CH0, CH1, CH3, CH6	CH0, CH1	CH2, CH3

1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

## 1.6 Identification Registers


The identification registers allow software to identify the marking.

**Table 8 XMC4400 Identification Registers**

Register Name	Value	Marking
SCU_IDCHIP	0004 4001 <sub>H</sub>	EES-AA, ES-AA
SCU_IDCHIP	0004 4002 <sub>H</sub>	ES-AB, AB
SCU_IDCHIP	0004 4003 <sub>H</sub>	BA
JTAG IDCODE	101D C083 <sub>H</sub>	EES-AA, ES-AA
JTAG IDCODE	201D C083 <sub>H</sub>	ES-AB, AB
JTAG IDCODE	301D C083 <sub>H</sub>	BA

## 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.



**Figure 4 XMC4400 PG-LQFP-100 Pin Configuration (top view)**

## 2.2.2.1 Port I/O Function Table

**Table 12 Port I/O Functions**

Function	Output					Input							
	ALT1	ALT2	ALT3	ALT4	HWO0	HWI0	Input	Input	Input	Input	Input	Input	Input
P0.0		CAN_N0_TXD	CCU80_OUT21	LEDTS0_COL2			U1C1_DX0D	ETH0_CLK_RMIIB	ERU0_OBO			HRPWM0_C1INB	ETH0_CLKRXB
P0.1	USB_DRIVEVBUS	U1C1_DOUT0	CCU80_OUT11	LEDTS0_COL3				ETH0 CRS_DVB	ERU0_OA0			HRPWM0_C2INB	ETH0_RXDVB
P0.2		U1C1_SEL01	CCU80_OUT01	HRPWM0_HROUT01	U1C0_DOUT3	U1C0_HWIN3	ETH0_RXD0B		ERU0_3B3				
P0.3			CCU80_OUT20	HRPWM0_HROUT20	U1C0_DOUT2	U1C0_HWIN2	ETH0_RXD1B			ERU1_3B0			
P0.4	ETH0_TX_EN		CCU80_OUT10	HRPWM0_HROUT21	U1C0_DOUT1	U1C0_HWIN1		U1C0_DXA	ERU0_2B3				
P0.5	ETH0_TXD0	U1C0_DOUT0	CCU80_OUT00	HRPWM0_HROUT00	U1C0_DOUT0	U1C0_HWIN0		U1C0_DXA		ERU1_3A0			
P0.6	ETH0_TXD1	U1C0_SEL00	CCU80_OUT30	HRPWM0_HROUT30				U1C0_DX2A	ERU0_3B2			CCU80_IN2B	
P0.7	WWDT_SERVICE_OUT	U0C0_SEL00		HRPWM0_HROUT11		DB_TDI	U0C0_DX2B	DSD_DINA1	ERU0_2B1		CCU80_IN0A	CCU80_IN1A	CCU80_IN2A
P0.8	SCU_EXTCLK	U0C0_SCLKOUT		HRPWM0_HROUT10		DB_TRST	U0C0_DX1B	DSD_DIN0A	ERU0_2A1		CCU80_IN1B		CCU80_IN3A
P0.9	HRPWM0_HROUT31	U1C1_SEL00	CCU80_OUT12	LEDTS0_COL0	ETH0_MDO	ETH0_MDI	U1C1_DX2A	USB_ID	ERU0_1B0				
P0.10	ETH0_MDC	U1C1_SCLKOUT	CCU80_OUT02	LEDTS0_COL1			U1C1_DX1A		ERU0_1A0				
P0.11		U1C0_SCLKOUT	CCU80_OUT31				ETH0_RXERB	U1C0_DX1A	ERU0_3A2				
P0.12		U1C1_SEL00	CCU40_OUT3					U1C1_DX2B	ERU0_2B2				
P1.0	DSD_CGPWMN	U0C0_SEL00	CCU40_OUT3	ERU1_PDOUT3			U0C0_DX2A		ERU0_3B0		CCU40_IN5A	HRPWM0_C0INA	
P1.1	DSD_CGPWMP	U0C0_SCLKOUT	CCU40_OUT2	ERU1_PDOUT2			U0C0_DX1A	POSIFO_IN2A	ERU0_3A0		CCU40_IN2A	HRPWM0_C1INA	
P1.2			CCU40_OUT1	ERU1_PDOUT1	U0C0_DOUT3	U0C0_HWIN3		POSIFO_IN1A		ERU1_2B0	CCU40_IN1A	HRPWM0_C2INA	
P1.3		U0C0_MCLKOUT	CCU40_OUT0	ERU1_PDOUT0	U0C0_DOUT2	U0C0_HWIN2		POSIFO_IN0A		ERU1_2A0	CCU40_IN0A	HRPWM0_C0INB	
P1.4	WWDT_SERVICE_OUT	CAN_N0_TXD	CCU80_OUT33	CCU81_OUT20	U0C0_DOUT1	U0C0_HWIN1	U0C0_DXB	CAN_N1_RXDD	ERU0_2B0		CCU41_IN0C	HRPWM0_BLOA	
P1.5	CAN_N1_TXD	U0C0_DOUT0	CCU80_OUT23	CCU81_OUT10	U0C0_DOUT0	U0C0_HWIN0	U0C0_DXA	CAN_N0_RXDA	ERU0_2A0	ERU1_0A0	CCU41_IN1C	DSD_DIN2B	
P1.6		U0C0_SCLKOUT					DSD_DIN2A						

## Electrical Parameters


Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.

**Table 14 Overload Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input current on any port pin during overload condition	$I_{OV}$ SR	-5	—	5	mA	
Absolute sum of all input circuit currents for one port group during overload condition <sup>1)</sup>	$I_{OVG}$ SR	—	—	20	mA	$\sum I_{Ovx} $ , for all $I_{Ovx} < 0$ mA
		—	—	20	mA	$\sum I_{Ovx} $ , for all $I_{Ovx} > 0$ mA
Absolute sum of all input circuit currents during overload condition	$I_{OVS}$ SR	—	—	80	mA	$\sum I_{OVG}$

1) The port groups are defined in [Table 17](#).

**Figure 9** shows the path of the input currents during overload via the ESD protection structures. The diodes against  $V_{DDP}$  and ground are a simplified representation of these ESD protection structures.


**Figure 9 Input Overload Current via ESD structures**

**Table 15** and **Table 16** list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the **Absolute Maximum Ratings** must not be exceeded during overload.

**Electrical Parameters**
**Table 24 HIB\_IO Class\_A1 special Pads**

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Input leakage current	$I_{OZHIB}$ CC	-500	500	nA	$0 \text{ V} \leq V_{IN} \leq V_{BAT}$
Input high voltage	$V_{IHHIB}$ SR	$0.6 \times V_{BAT}$	$V_{BAT} + 0.3$	V	max. 3.6 V
Input low voltage	$V_{ILHIB}$ SR	-0.3	$0.36 \times V_{BAT}$	V	
Input Hysteresis for HIB_IO pins <sup>1)</sup>	$HYSHIB$ CC	$0.1 \times V_{BAT}$	—	V	$V_{BAT} \geq 3.13 \text{ V}$
		$0.06 \times V_{BAT}$	—	V	$V_{BAT} < 3.13 \text{ V}$
Output high voltage, POD <sup>1)</sup> = medium	$V_{OHHIB}$ CC	$V_{BAT} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
Output low voltage	$V_{OLHIB}$ CC	—	0.4	V	$I_{OL} \leq 2 \text{ mA}$
Fall time	$t_{FHIB}$ CC	—	50	ns	$V_{BAT} \geq 3.13 \text{ V}$ $C_L = 50 \text{ pF}$
		—	100	ns	$V_{BAT} < 3.13 \text{ V}$ $C_L = 50 \text{ pF}$
Rise time	$t_{RHIB}$ CC	—	50	ns	$V_{BAT} \geq 3.13 \text{ V}$ $C_L = 50 \text{ pF}$
		—	100	ns	$V_{BAT} < 3.13 \text{ V}$ $C_L = 50 \text{ pF}$

1) Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.

## Electrical Parameters

 Table 30 CMP and 10-bit DAC characteristics (Operating Conditions apply)  
 (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
CSG Output Jitter	$D_{CSG}$ CC	—	—	1	clk	
Bias startup time	$t_{start}$ CC	—	—	98	us	
Bias supply current	$I_{DDbias}$ CC	—	—	400	μA	
CSGy startup time	$t_{CSGS}$ CC	—	—	2	μs	
Input operation current <sup>1)</sup>	$I_{DDCIN}$ CC	-10	—	33	μA	<a href="#">See Figure 19</a>

## High Speed Mode

DAC output voltage range	$V_{DOUT}$ CC	$V_{SS}$	—	$V_{DDP}$	V	
DAC propagation delay - Full scale	$t_{FSHS}$ CC	—	—	80	ns	<a href="#">See Figure 20</a>
Input Selector propagation delay - Full scale	$t_{DHS}$ CC	—	—	100	ns	<a href="#">See Figure 20</a>
Comparator bandwidth	$t_{DHS}$ CC	20	—	—	ns	
DAC CLK frequency	$f_{clk}$ SR	—	—	30	MHz	
Supply current	$I_{DDHS}$ CC	—	—	940	μA	

## Low Speed Mode

DAC output voltage range	$V_{DOUT}$ CC	$0.1 \times V_{DDP}$ <sup>2)</sup>	—	$V_{DDP}$	V	
DAC propagation delay - Full Scale	$t_{FSLS}$ CC	—	—	160	ns	<a href="#">See Figure 20</a>
Input Selector propagation delay - Full Scale	$t_{DLS}$ CC	—	—	200	ns	<a href="#">See Figure 20</a>
Comparator bandwidth	$t_{DLS}$ CC	20	—	—	ns	
DAC CLK frequency	$f_{clk}$ SR	—	—	30	MHz	
Supply current	$I_{DDLS}$ CC	—	—	300	μA	

 1) Typical input resistance  $R_{CIN} = 100\text{k}\Omega$ .

## Electrical Parameters

**3.2.8 USB OTG Interface DC Characteristics**

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 35 USB OTG VBUS and ID Parameters** (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
VBUS input voltage range	$V_{IN}$ CC	0.0	–	5.25	V	
A-device VBUS valid threshold	$V_{B1}$ CC	4.4	–	–	V	
A-device session valid threshold	$V_{B2}$ CC	0.8	–	2.0	V	
B-device session valid threshold	$V_{B3}$ CC	0.8	–	4.0	V	
B-device session end threshold	$V_{B4}$ CC	0.2	–	0.8	V	
VBUS input resistance to ground	$R_{VBUS\_IN}$ CC	40	–	100	kOhm	
B-device VBUS pull-up resistor	$R_{VBUS\_PU}$ CC	281	–	–	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull-down resistor	$R_{VBUS\_PD}$ CC	656	–	–	Ohm	
USB.ID pull-up resistor	$R_{UID\_PU}$ CC	14	–	25	kOhm	
VBUS input current	$I_{VBUS\_IN}$ CC	–	–	150	µA	$0 \text{ V} \leq V_{IN} \leq 5.25 \text{ V}$ : $T_{AVG} = 1 \text{ ms}$

**Electrical Parameters**
**Table 39 Power Supply Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Sleep supply current <sup>3)</sup> Peripherals enabled Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz	$I_{DDPS}$ CC	—	104	—	mA	120 / 120 / 120
		—	93	—		120 / 60 / 60
		—	78	—		60 / 60 / 120
		—	57	—		24 / 24 / 24
		—	46	—		1 / 1 / 1
		—	46	—		100 / 100 / 100
		—	46	—		100 / 100 / 100
Sleep supply current <sup>4)</sup> Peripherals disabled Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz	$I_{DDPS}$ CC	—	72	—	mA	120 / 120 / 120
		—	71	—		120 / 60 / 60
		—	61	—		60 / 60 / 120
		—	52	—		24 / 24 / 24
		—	46	—		1 / 1 / 1
		—	46	—		100 / 100 / 100
		—	46	—		100 / 100 / 100
Deep Sleep supply current <sup>5)</sup> Flash in Sleep mode Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz	$I_{DDPD}$ CC	—	8	—	mA	24 / 24 / 24
		—	5	—		4 / 4 / 4
		—	4	—		1 / 1 / 1
		—	4.5	—		100 / 100 / 100
		—	4.5	—		<sup>6)</sup>
Hibernate supply current RTC on <sup>7)</sup>	$I_{DDPH}$ CC	—	12.8	—	$\mu A$	$V_{BAT} = 3.3 \text{ V}$
		—	9.0	—		$V_{BAT} = 2.4 \text{ V}$
		—	7.7	—		$V_{BAT} = 2.0 \text{ V}$
Hibernate supply current RTC off <sup>8)</sup>	$I_{DDPH}$ CC	—	12.0	—	$\mu A$	$V_{BAT} = 3.3 \text{ V}$
		—	8.4	—		$V_{BAT} = 2.4 \text{ V}$
		—	7.0	—		$V_{BAT} = 2.0 \text{ V}$
Worst case active supply current <sup>9)</sup>	$I_{DDPA}$ CC	—	—	170 <sup>10)</sup>	mA	$V_{DDP} = 3.6 \text{ V}$ , $T_J = 150 \text{ }^\circ\text{C}$
$V_{DDA}$ power supply current	$I_{DDA}$ CC	—	—	— <sup>11)</sup>	mA	
$I_{DDP}$ current at PORST Low	$I_{DDP\_PORST}$ CC	—	—	30	mA	$V_{DDP} = 3.6 \text{ V}$ , $T_J = 150 \text{ }^\circ\text{C}$

**Electrical Parameters**
**Table 41 Flash Memory Parameters**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Data Retention Time, User Configuration Block (UCB) <sup>3)4)</sup>	$t_{RTU}$ CC	20	—	—	years	Max. 4 erase/program cycles per UCB
Endurance on 64 Kbyte Physical Sector PS4	$N_{EPS4}$ CC	10000	—	—	cycles	BA-marking devices only! Cycling distributed over life time <sup>5)</sup>

- 1) In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes an additional time of 5.5 ms.
- 2) The following formula applies to the wait state configuration:  $FCON.WSPFLASH \times (1 / f_{CPU}) \geq t_a$ .
- 3) Storage and inactive time included.
- 4) Values given are valid for an average weighted junction temperature of  $T_j = 110^\circ\text{C}$ .
- 5) Only valid with robust EEPROM emulation algorithm, equally cycling the logical sectors. For more details see the Reference Manual.


**Electrical Parameters**

### 3.3 AC Parameters


#### 3.3.1 Testing Waveforms



**Figure 23** Rise/Fall Time Parameters



**Figure 24** Testing Waveform, Output Delay



**Figure 25** Testing Waveform, Output High Impedance

**Electrical Parameters**
**Slow Internal Clock Source**
**Table 46 Slow Internal Clock Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Nominal frequency	$f_{\text{OSI CC}}$	–	32.768	–	kHz	
Accuracy	$\Delta f_{\text{OSI CC}}$	-4	–	4	%	$V_{\text{BAT}} = \text{const.}$ $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$
		-5	–	5	%	$V_{\text{BAT}} = \text{const.}$ $T_A < 0^{\circ}\text{C}$ or $T_A > 85^{\circ}\text{C}$
		-5	–	5	%	$2.4\text{ V} \leq V_{\text{BAT}},$ $T_A = 25^{\circ}\text{C}$
		-10	–	10	%	$1.95\text{ V} \leq V_{\text{BAT}} < 2.4\text{ V},$ $T_A = 25^{\circ}\text{C}$
Start-up time	$t_{\text{osis CC}}$	–	50	–	$\mu\text{s}$	


## Electrical Parameters

**Table 54 USIC IIC Fast Mode Timing<sup>1)</sup>**


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Fall time of both SDA and SCL	$t_1$ CC/SR	20 + 0.1*C <sub>b</sub> <sup>2)</sup>	-	300	ns	
Rise time of both SDA and SCL	$t_2$ CC/SR	20 + 0.1*C <sub>b</sub> <sup>2)</sup>	-	300	ns	
Data hold time	$t_3$ CC/SR	0	-	-	μs	
Data set-up time	$t_4$ CC/SR	100	-	-	ns	
LOW period of SCL clock	$t_5$ CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	$t_6$ CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	$t_7$ CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	$t_8$ CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	$t_9$ CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	$t_{10}$ CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_b$ SR	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C<sub>b</sub> refers to the total capacitance of one bus line in pF.

**Electrical Parameters**

**Figure 36 USIC IIS Master Transmitter Timing**
**Table 56 USIC IIS Slave Receiver Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	$t_6$ SR	66.6	–	–	ns	
Clock HIGH	$t_7$ SR	$0.35 \times t_{6\min}$	–	–	ns	
Clock Low	$t_8$ SR	$0.35 \times t_{6\min}$	–	–	ns	
Set-up time	$t_9$ SR	$0.2 \times t_{6\min}$	–	–	ns	
Hold time	$t_{10}$ SR	0	–	–	ns	


**Figure 37 USIC IIS Slave Receiver Timing**

**Electrical Parameters**


### 3.3.10 USB Interface Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 57 USB Timing Parameters** (operating conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Typ.	Max.			
Rise time	$t_R$	CC	4	—	20	ns	$C_L = 50 \text{ pF}$
Fall time	$t_F$	CC	4	—	20	ns	$C_L = 50 \text{ pF}$
Rise/Fall time matching	$t_R/t_F$	CC	90	—	111.11	%	$C_L = 50 \text{ pF}$
Crossover voltage	$V_{CRS}$	CC	1.3	—	2.0	V	$C_L = 50 \text{ pF}$




**Figure 38 USB Signal Timing**

### 3.3.11.2 ETH Management Signal Parameters (ETH\_MDC, ETH\_MDIO)

**Table 58 ETH Management Signal Timing Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
ETH_MDC period	$t_1$	CC	400	—	—	ns
ETH_MDC high time	$t_2$	CC	160	—	—	ns
ETH_MDC low time	$t_3$	CC	160	—	—	ns
ETH_MDIO setup time (output)	$t_4$	CC	10	—	—	ns
ETH_MDIO hold time (output)	$t_5$	CC	10	—	—	ns
ETH_MDIO data valid (input)	$t_6$	SR	0	—	300	ns



**Figure 40 ETH Management Signal Timing**

## Package and Reliability

The maximum heat that can be dissipated depends on the package and its integration into the target board. The “Thermal resistance  $R_{\Theta JA}$ ” quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 150 °C.

The difference between junction temperature and ambient temperature is determined by  $\Delta T = (P_{INT} + P_{IOSTAT} + P_{IODYN}) \times R_{\Theta JA}$

The internal power consumption is defined as

$$P_{INT} = V_{DDP} \times I_{DDP} \text{ (switching current and leakage current).}$$

The static external power consumption caused by the output drivers is defined as

$$P_{IOSTAT} = \Sigma((V_{DDP} - V_{OH}) \times I_{OH}) + \Sigma(V_{OL} \times I_{OL})$$

The dynamic external power consumption caused by the output drivers ( $P_{IODYN}$ ) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{DDP}$ , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- Reduce the load on active output drivers

## 4.2 Package Outlines

The availability of different packages for different devices types is listed in [Table 1](#), specific packages for different device markings are listed in [Table 2](#).

The exposed die pad dimensions are listed in [Table 60](#).

**Table 61 Differences PG-LQFP-100-11 to PG-LQFP-100-24**

Change	PG-LQFP-100-11	PG-LQFP-100-25
Thermal Resistance Junction Ambient ( $R_{\Theta JA}$ )	20.5 K/W	20.0 K/W
Lead Width	$0.22^{+0.05}$ mm	$0.2^{+0.07}_{-0.03}$ mm
Lead Thickness	$0.15^{+0.05}_{-0.06}$ mm	$0.127^{+0.073}_{-0.037}$ mm
Exposed Die Pad outer dimensions	7.0 mm × 7.0 mm	7.0 mm × 7.0 mm
Exposed Die Pad U-Groove inner dimensions	n.a.	6.2 mm × 6.2 mm