




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                          |
| Core Processor             | ARM® Cortex® -M4                                                                                                                                                                  |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                |
| Speed                      | 120MHz                                                                                                                                                                            |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, LINbus, SPI, UART, USB                                                                                                                        |
| Peripherals                | DMA, I <sup>2</sup> S, LED, POR, PWM, WDT                                                                                                                                         |
| Number of I/O              | 55                                                                                                                                                                                |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                                 |
| RAM Size                   | 80K x 8                                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 3.13V ~ 3.63V                                                                                                                                                                     |
| Data Converters            | A/D 24x12b; D/A 2x12b                                                                                                                                                             |
| Oscillator Type            | Internal                                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                                                                     |
| Package / Case             | 100-LQFP Exposed Pad                                                                                                                                                              |
| Supplier Device Package    | PG-LQFP-100-11                                                                                                                                                                    |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100k512abxqsa1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f100k512abxqsa1</a> |

# XMC4400

Microcontroller Series  
for Industrial Applications

XMC4000 Family

ARM<sup>®</sup> Cortex<sup>®</sup>-M4  
32-bit processor core

Data Sheet

V1.2 2015-12

Microcontrollers

## Table of Contents

|          |                                      |           |
|----------|--------------------------------------|-----------|
| <b>1</b> | <b>Summary of Features</b>           | <b>9</b>  |
| 1.1      | Ordering Information                 | 11        |
| 1.2      | Device Types                         | 11        |
| 1.3      | Package Variants                     | 12        |
| 1.4      | Device Type Features                 | 12        |
| 1.5      | Definition of Feature Variants       | 13        |
| 1.6      | Identification Registers             | 14        |
| <b>2</b> | <b>General Device Information</b>    | <b>15</b> |
| 2.1      | Logic Symbols                        | 15        |
| 2.2      | Pin Configuration and Definition     | 17        |
| 2.2.1    | Package Pin Summary                  | 19        |
| 2.2.2    | Port I/O Functions                   | 24        |
| 2.2.2.1  | Port I/O Function Table              | 25        |
| 2.3      | Power Connection Scheme              | 29        |
| <b>3</b> | <b>Electrical Parameters</b>         | <b>31</b> |
| 3.1      | General Parameters                   | 31        |
| 3.1.1    | Parameter Interpretation             | 31        |
| 3.1.2    | Absolute Maximum Ratings             | 32        |
| 3.1.3    | Pin Reliability in Overload          | 33        |
| 3.1.4    | Pad Driver and Pad Classes Summary   | 35        |
| 3.1.5    | Operating Conditions                 | 37        |
| 3.2      | DC Parameters                        | 38        |
| 3.2.1    | Input/Output Pins                    | 38        |
| 3.2.2    | Analog to Digital Converters (ADCx)  | 45        |
| 3.2.3    | Digital to Analog Converters (DACx)  | 50        |
| 3.2.4    | Out-of-Range Comparator (ORC)        | 53        |
| 3.2.5    | High Resolution PWM (HRPWM)          | 55        |
| 3.2.5.1  | HRC characteristics                  | 55        |
| 3.2.5.2  | CMP and 10-bit DAC characteristics   | 55        |
| 3.2.5.3  | Clocks                               | 58        |
| 3.2.6    | Low Power Analog Comparator (LPAC)   | 59        |
| 3.2.7    | Die Temperature Sensor               | 60        |
| 3.2.8    | USB OTG Interface DC Characteristics | 61        |
| 3.2.9    | Oscillator Pins                      | 63        |
| 3.2.10   | Power Supply Current                 | 67        |
| 3.2.11   | Flash Memory Parameters              | 71        |
| 3.3      | AC Parameters                        | 73        |
| 3.3.1    | Testing Waveforms                    | 73        |
| 3.3.2    | Power-Up and Supply Monitoring       | 74        |
| 3.3.3    | Power Sequencing                     | 75        |

**Table 4 Features of XMC4400 Device Types**

| Derivative <sup>1)</sup> | ADC Chan. | DSD Chan. | DAC Chan. | CCU4 Slice | CCU8 Slice | POSIF Intf. | HRPWM Intf. |
|--------------------------|-----------|-----------|-----------|------------|------------|-------------|-------------|
| XMC4400-F100x512         | 24        | 4         | 2         | 4 x 4      | 2 x 4      | 2           | 1           |
| XMC4400-F64x512          | 14        | 4         | 2         | 4 x 4      | 2 x 4      | 2           | 1           |
| XMC4400-F100x256         | 24        | 4         | 2         | 4 x 4      | 2 x 4      | 2           | 1           |
| XMC4400-F64x256          | 14        | 4         | 2         | 4 x 4      | 2 x 4      | 2           | 1           |
| XMC4402-F100x256         | 24        | 4         | 2         | 4 x 4      | 2 x 4      | 2           | 1           |
| XMC4402-F64x256          | 14        | 4         | 2         | 4 x 4      | 2 x 4      | 2           | 1           |

1) x is a placeholder for the supported temperature range.

## 1.5 Definition of Feature Variants


The XMC4400 types are offered with several memory sizes and number of available VADC channels. [Table 5](#) describes the location of the available Flash memory, [Table 6](#) describes the location of the available SRAMs, [Table 7](#) the available VADC channels.

**Table 5 Flash Memory Ranges**

| Total Flash Size | Cached Range                                       | Uncached Range                                     |
|------------------|----------------------------------------------------|----------------------------------------------------|
| 256 Kbytes       | 0800 0000 <sub>H</sub> –<br>0803 FFFF <sub>H</sub> | 0C00 0000 <sub>H</sub> –<br>0C03 FFFF <sub>H</sub> |
| 512 Kbytes       | 0800 0000 <sub>H</sub> –<br>0807 FFFF <sub>H</sub> | 0C00 0000 <sub>H</sub> –<br>0C07 FFFF <sub>H</sub> |

**Table 6 SRAM Memory Ranges**

| Total SRAM Size | Program SRAM                                       | System Data SRAM                                   | Communication Data SRAM                            |
|-----------------|----------------------------------------------------|----------------------------------------------------|----------------------------------------------------|
| 80 Kbytes       | 1FFF C000 <sub>H</sub> –<br>1FFF FFFF <sub>H</sub> | 2000 0000 <sub>H</sub> –<br>2000 7FFF <sub>H</sub> | 2000 8000 <sub>H</sub> –<br>2000 FFFF <sub>H</sub> |



**Figure 5 XMC4400 PG-LQFP-64 and PG-TQFP-64 Pin Configuration (top view)**

**General Device Information**
**Table 10 Package Pin Mapping (cont'd)**

| Function | LQFP-100 | LQFP-64<br>TQFP-64 | Pad Type          | Notes |
|----------|----------|--------------------|-------------------|-------|
| P3.0     | 7        | -                  | A2                |       |
| P3.1     | 6        | -                  | A2                |       |
| P3.2     | 5        | -                  | A2                |       |
| P3.3     | 93       | -                  | A1+               |       |
| P3.4     | 92       | -                  | A1+               |       |
| P3.5     | 91       | -                  | A2                |       |
| P3.6     | 90       | -                  | A2                |       |
| P4.0     | 85       | -                  | A2                |       |
| P4.1     | 84       | -                  | A2                |       |
| P5.0     | 58       | -                  | A1+               |       |
| P5.1     | 57       | -                  | A1+               |       |
| P5.2     | 56       | -                  | A1+               |       |
| P5.7     | 55       | -                  | A1+               |       |
| P14.0    | 31       | 20                 | AN/DIG_IN         |       |
| P14.1    | 30       | -                  | AN/DIG_IN         |       |
| P14.2    | 29       | -                  | AN/DIG_IN         |       |
| P14.3    | 28       | 19                 | AN/DIG_IN         |       |
| P14.4    | 27       | 18                 | AN/DIG_IN         |       |
| P14.5    | 26       | 17                 | AN/DIG_IN         |       |
| P14.6    | 25       | 16                 | AN/DIG_IN         |       |
| P14.7    | 24       | 15                 | AN/DIG_IN         |       |
| P14.8    | 37       | 24                 | AN/DAC/DIG_I<br>N |       |
| P14.9    | 36       | 23                 | AN/DAC/DIG_I<br>N |       |
| P14.12   | 23       | -                  | AN/DIG_IN         |       |
| P14.13   | 22       | -                  | AN/DIG_IN         |       |
| P14.14   | 21       | 14                 | AN/DIG_IN         |       |
| P14.15   | 20       | -                  | AN/DIG_IN         |       |
| P15.2    | 19       | -                  | AN/DIG_IN         |       |
| P15.3    | 18       | -                  | AN/DIG_IN         |       |
| P15.8    | 39       | -                  | AN/DIG_IN         |       |
| P15.9    | 38       | -                  | AN/DIG_IN         |       |

## 2.2.2.1 Port I/O Function Table

**Table 12 Port I/O Functions**

| Function | Output               |                  |                 |                    |                | Input          |                |                    |              |              |                |                  |                 |
|----------|----------------------|------------------|-----------------|--------------------|----------------|----------------|----------------|--------------------|--------------|--------------|----------------|------------------|-----------------|
|          | ALT1                 | ALT2             | ALT3            | ALT4               | HWO0           | HWI0           | Input          | Input              | Input        | Input        | Input          | Input            | Input           |
| P0.0     |                      | CAN.<br>NO_TXD   | CCU80.<br>OUT21 | LEDTS0.<br>COL2    |                |                | U1C1.<br>DXD0  | ETH0.<br>CLK_RMIIb | ERU0.<br>0B0 |              |                | HRPWM0.<br>C1INB | ETH0.<br>CLKRXB |
| P0.1     | USB.<br>DRIVEBUS     | U1C1.<br>DOU70   | CCU80.<br>OUT11 | LEDTS0.<br>COL3    |                |                |                | ETH0.<br>CRS_DVB   | ERU0.<br>0A0 |              |                | HRPWM0.<br>C2INB | ETH0.<br>RXDVB  |
| P0.2     |                      | U1C1.<br>SELO1   | CCU80.<br>OUT01 | HRPWM0.<br>HROUT01 | U1C0.<br>DOU73 | U1C0.<br>HWIN3 | ETH0.<br>RXD0B |                    | ERU0.<br>3B3 |              |                |                  |                 |
| P0.3     |                      |                  | CCU80.<br>OUT20 | HRPWM0.<br>HROUT20 | U1C0.<br>DOU72 | U1C0.<br>HWIN2 | ETH0.<br>RXD1B |                    |              | ERU1.<br>3B0 |                |                  |                 |
| P0.4     | ETH0.<br>TX_EN       |                  | CCU80.<br>OUT10 | HRPWM0.<br>HROUT21 | U1C0.<br>DOU71 | U1C0.<br>HWIN1 |                | U1C0.<br>DX0A      | ERU0.<br>2B3 |              |                |                  |                 |
| P0.5     | ETH0.<br>TXD0        | U1C0.<br>DOU70   | CCU80.<br>OUT00 | HRPWM0.<br>HROUT00 | U1C0.<br>DOU70 | U1C0.<br>HWIN0 |                | U1C0.<br>DX0B      |              | ERU1.<br>3A0 |                |                  |                 |
| P0.6     | ETH0.<br>TXD1        | U1C0.<br>SELO0   | CCU80.<br>OUT30 | HRPWM0.<br>HROUT30 |                |                |                | U1C0.<br>DX2A      | ERU0.<br>3B2 |              | CCU80.<br>IN2B |                  |                 |
| P0.7     | WWDT.<br>SERVICE_OUT | U0C0.<br>SELO0   |                 | HRPWM0.<br>HROUT11 |                | DB.<br>TDI     | U0C0.<br>DX2B  | DSD.<br>DIN1A      | ERU0.<br>2B1 |              | CCU80.<br>IN0A | CCU80.<br>IN1A   | CCU80.<br>IN3A  |
| P0.8     | SCU.<br>EXTCLK       | U0C0.<br>SCLKOUT |                 | HRPWM0.<br>HROUT10 |                | DB.<br>TRST    | U0C0.<br>DX1B  | DSD.<br>DIN0A      | ERU0.<br>2A1 |              | CCU80.<br>IN1B |                  |                 |
| P0.9     | HRPWM0.<br>HROUT31   | U1C1.<br>SELO0   | CCU80.<br>OUT12 | LEDTS0.<br>COL0    | ETH0.<br>MD0   | ETH0.<br>MD1A  | U1C1.<br>DX2A  | USB.<br>ID         | ERU0.<br>1B0 |              |                |                  |                 |
| P0.10    | ETH0.<br>MDC         | U1C1.<br>SCLKOUT | CCU80.<br>OUT02 | LEDTS0.<br>COL1    |                |                | U1C1.<br>DX1A  |                    | ERU0.<br>1A0 |              |                |                  |                 |
| P0.11    |                      | U1C0.<br>SCLKOUT | CCU80.<br>OUT31 |                    |                |                | ETH0.<br>RXERB | U1C0.<br>DX1A      | ERU0.<br>3A2 |              |                |                  |                 |
| P0.12    |                      | U1C1.<br>SELO0   | CCU40.<br>OUT3  |                    |                |                |                | U1C1.<br>DX2B      | ERU0.<br>2B2 |              |                |                  |                 |
| P1.0     | DSD.<br>CGPWMN       | U0C0.<br>SELO0   | CCU40.<br>OUT3  | ERU1.<br>PDOU73    |                |                | U0C0.<br>DX2A  |                    | ERU0.<br>3B0 |              | CCU40.<br>IN3A | HRPWM0.<br>C0INa |                 |
| P1.1     | DSD.<br>CGPWMp       | U0C0.<br>SCLKOUT | CCU40.<br>OUT2  | ERU1.<br>PDOU72    |                |                | U0C0.<br>DX1A  | POSIF0.<br>IN2A    | ERU0.<br>3A0 |              | CCU40.<br>IN2A | HRPWM0.<br>C1INa |                 |
| P1.2     |                      |                  | CCU40.<br>OUT1  | ERU1.<br>PDOU71    | U0C0.<br>DOU73 | U0C0.<br>HWIN3 |                | POSIF0.<br>IN1A    |              | ERU1.<br>2B0 | CCU40.<br>IN1A | HRPWM0.<br>C2INa |                 |
| P1.3     |                      | U0C0.<br>MCLKOUT | CCU40.<br>OUT0  | ERU1.<br>PDOU70    | U0C0.<br>DOU72 | U0C0.<br>HWIN2 |                | POSIF0.<br>IN0A    |              | ERU1.<br>2A0 | CCU40.<br>IN0A | HRPWM0.<br>C0INB |                 |
| P1.4     | WWDT.<br>SERVICE_OUT | CAN.<br>NO_TXD   | CCU80.<br>OUT33 | CCU81.<br>OUT20    | U0C0.<br>DOU71 | U0C0.<br>HWIN1 | U0C0.<br>DX0B  | CAN.<br>N1_RXDD    | ERU0.<br>2B0 |              | CCU41.<br>IN0C | HRPWM0.<br>BL0A  |                 |
| P1.5     | CAN.<br>N1_TXD       | U0C0.<br>DOU70   | CCU80.<br>OUT23 | CCU81.<br>OUT10    | U0C0.<br>DOU70 | U0C0.<br>HWIN0 | U0C0.<br>DX0A  | CAN.<br>N0_RXDA    | ERU0.<br>2A0 | ERU1.<br>0A0 | CCU41.<br>IN1C | DSD.<br>DIN2B    |                 |
| P1.6     |                      | U0C0.<br>SCLKOUT |                 |                    |                |                | DSD.<br>DIN2A  |                    |              |              |                |                  |                 |

### 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Table 13 Absolute Maximum Rating Parameters**

| Parameter                                                                                                     | Symbol                  |    | Values |      |                                | Unit | Note / Test Condition |
|---------------------------------------------------------------------------------------------------------------|-------------------------|----|--------|------|--------------------------------|------|-----------------------|
|                                                                                                               |                         |    | Min.   | Typ. | Max.                           |      |                       |
| Storage temperature                                                                                           | $T_{ST}$                | SR | -65    | –    | 150                            | °C   | –                     |
| Junction temperature                                                                                          | $T_J$                   | SR | -40    | –    | 150                            | °C   | –                     |
| Voltage at 3.3 V power supply pins with respect to $V_{SS}$                                                   | $V_{DDP}$               | SR | –      | –    | 4.3                            | V    | –                     |
| Voltage on any Class A and dedicated input pin with respect to $V_{SS}$                                       | $V_{IN}$                | SR | -1.0   | –    | $V_{DDP} + 1.0$<br>or max. 4.3 | V    | whichever is lower    |
| Voltage on any analog input pin with respect to $V_{AGND}$                                                    | $V_{AIN}$<br>$V_{AREF}$ | SR | -1.0   | –    | $V_{DDP} + 1.0$<br>or max. 4.3 | V    | whichever is lower    |
| Input current on any pin during overload condition                                                            | $I_{IN}$                | SR | -10    | –    | +10                            | mA   |                       |
| Absolute maximum sum of all input circuit currents for one port group during overload condition <sup>1)</sup> | $\Sigma I_{IN}$         | SR | -25    | –    | +25                            | mA   |                       |
| Absolute maximum sum of all input circuit currents during overload condition                                  | $\Sigma I_{IN}$         | SR | -100   | –    | +100                           | mA   |                       |

1) The port groups are defined in [Table 17](#).

## Electrical Parameters


*Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.*

**Table 14      Overload Parameters**

| Parameter                                                                                             | Symbol       | Values |      |      | Unit | Note / Test Condition                         |
|-------------------------------------------------------------------------------------------------------|--------------|--------|------|------|------|-----------------------------------------------|
|                                                                                                       |              | Min.   | Typ. | Max. |      |                                               |
| Input current on any port pin during overload condition                                               | $I_{OV}$ SR  | -5     | —    | 5    | mA   |                                               |
| Absolute sum of all input circuit currents for one port group during overload condition <sup>1)</sup> | $I_{OVG}$ SR | —      | —    | 20   | mA   | $\Sigma  I_{OVx} $ , for all $I_{OVx} < 0$ mA |
|                                                                                                       |              | —      | —    | 20   | mA   | $\Sigma  I_{OVx} $ , for all $I_{OVx} > 0$ mA |
| Absolute sum of all input circuit currents during overload condition                                  | $I_{OVS}$ SR | —      | —    | 80   | mA   | $\Sigma I_{OVG}$                              |


1) The port groups are defined in [Table 17](#).

**Figure 9** shows the path of the input currents during overload via the ESD protection structures. The diodes against  $V_{DDP}$  and ground are a simplified representation of these ESD protection structures.



**Figure 9      Input Overload Current via ESD structures**

[Table 15](#) and [Table 16](#) list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the [Absolute Maximum Ratings](#) must not be exceeded during overload.



**Figure 10 Output Slopes with different Pad Driver Modes**

**Figure 10** is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in [Section 3.2.1](#).

### 3.1.5 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC4400. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

**Table 19 Operating Conditions Parameters**

| Parameter                                                          | Symbol                 | Values             |      |                    | Unit | Note / Test Condition                                        |
|--------------------------------------------------------------------|------------------------|--------------------|------|--------------------|------|--------------------------------------------------------------|
|                                                                    |                        | Min.               | Typ. | Max.               |      |                                                              |
| Ambient Temperature                                                | $T_A$ SR               | -40                | —    | 85                 | °C   | Temp. Range F                                                |
|                                                                    |                        | -40                | —    | 125                | °C   | Temp. Range K                                                |
| Digital supply voltage                                             | $V_{DDP}$ SR           | 3.13 <sup>1)</sup> | 3.3  | 3.63 <sup>2)</sup> | V    |                                                              |
| Core Supply Voltage                                                | $V_{DDC}$<br>CC        | — <sup>1)</sup>    | 1.3  | —                  | V    | Generated internally                                         |
| Digital ground voltage                                             | $V_{SS}$ SR            | 0                  | —    | —                  | V    |                                                              |
| ADC analog supply voltage                                          | $V_{DDA}$ SR           | 3.0                | 3.3  | 3.6 <sup>2)</sup>  | V    |                                                              |
| Analog ground voltage for $V_{DDA}$                                | $V_{SSA}$ SR           | -0.1               | 0    | 0.1                | V    |                                                              |
| Battery Supply Voltage for Hibernate Domain <sup>3)</sup>          | $V_{BAT}$ SR           | 1.95 <sup>4)</sup> | —    | 3.63               | V    | When $V_{DDP}$ is supplied $V_{BAT}$ has to be supplied too. |
| System Frequency                                                   | $f_{SYS}$ SR           | —                  | —    | 120                | MHz  |                                                              |
| Short circuit current of digital outputs                           | $I_{SC}$ SR            | -5                 | —    | 5                  | mA   |                                                              |
| Absolute sum of short circuit currents per pin group <sup>5)</sup> | $\Sigma I_{SC\_PG}$ SR | —                  | —    | 20                 | mA   |                                                              |
| Absolute sum of short circuit currents of the device               | $\Sigma I_{SC\_D}$ SR  | —                  | —    | 100                | mA   |                                                              |

1) See also the Supply Monitoring thresholds, [Section 3.3.2](#).

2) Voltage overshoot to 4.0 V is permissible at Power-Up and  $\overline{PORST}$  low, provided the pulse duration is less than 100  $\mu$ s and the cumulated sum of the pulses does not exceed 1 h over lifetime.

3) Different limits apply for LPAC operation, [Section 3.2.6](#)

4) To start the hibernate domain it is required that  $V_{BAT} \geq 2.1$  V, for a reliable start of the oscillation of RTC\_XTAL in crystal mode it is required that  $V_{BAT} \geq 3.0$  V.

5) The port groups are defined in [Table 17](#).

**Electrical Parameters**
**Table 22 Standard Pads Class\_A1+**

| Parameter                                          | Symbol                   | Values                 |      | Unit | Note /<br>Test Condition                                               |
|----------------------------------------------------|--------------------------|------------------------|------|------|------------------------------------------------------------------------|
|                                                    |                          | Min.                   | Max. |      |                                                                        |
| Output high voltage,<br>POD <sup>1)</sup> = weak   | V <sub>OHA1+</sub><br>CC | V <sub>DDP</sub> - 0.4 | –    | V    | I <sub>OH</sub> ≥ -400 μA                                              |
|                                                    |                          | 2.4                    | –    | V    | I <sub>OH</sub> ≥ -500 μA                                              |
| Output high voltage,<br>POD <sup>1)</sup> = medium |                          | V <sub>DDP</sub> - 0.4 | –    | V    | I <sub>OH</sub> ≥ -1.4 mA                                              |
|                                                    |                          | 2.4                    | –    | V    | I <sub>OH</sub> ≥ -2 mA                                                |
| Output high voltage,<br>POD <sup>1)</sup> = strong |                          | V <sub>DDP</sub> - 0.4 | –    | V    | I <sub>OH</sub> ≥ -1.4 mA                                              |
|                                                    |                          | 2.4                    | –    | V    | I <sub>OH</sub> ≥ -2 mA                                                |
| Output low voltage                                 | V <sub>OLA1+</sub><br>CC | –                      | 0.4  | V    | I <sub>OL</sub> ≤ 500 μA;<br>POD <sup>1)</sup> = weak                  |
|                                                    |                          | –                      | 0.4  | V    | I <sub>OL</sub> ≤ 2 mA;<br>POD <sup>1)</sup> = medium                  |
|                                                    |                          | –                      | 0.4  | V    | I <sub>OL</sub> ≤ 2 mA;<br>POD <sup>1)</sup> = strong                  |
| Fall time                                          | t <sub>FA1+</sub> CC     | –                      | 150  | ns   | C <sub>L</sub> = 20 pF;<br>POD <sup>1)</sup> = weak                    |
|                                                    |                          | –                      | 50   | ns   | C <sub>L</sub> = 50 pF;<br>POD <sup>1)</sup> = medium                  |
|                                                    |                          | –                      | 28   | ns   | C <sub>L</sub> = 50 pF;<br>POD <sup>1)</sup> = strong;<br>edge = slow  |
|                                                    |                          | –                      | 16   | ns   | C <sub>L</sub> = 50 pF;<br>POD <sup>1)</sup> = strong;<br>edge = soft; |
| Rise time                                          | t <sub>RA1+</sub> CC     | –                      | 150  | ns   | C <sub>L</sub> = 20 pF;<br>POD <sup>1)</sup> = weak                    |
|                                                    |                          | –                      | 50   | ns   | C <sub>L</sub> = 50 pF;<br>POD <sup>1)</sup> = medium                  |
|                                                    |                          | –                      | 28   | ns   | C <sub>L</sub> = 50 pF;<br>POD <sup>1)</sup> = strong;<br>edge = slow  |
|                                                    |                          | –                      | 16   | ns   | C <sub>L</sub> = 50 pF;<br>POD <sup>1)</sup> = strong;<br>edge = soft  |

1) POD = Pin Out Driver

**Conversion Time**
**Table 26 Conversion Time** (Operating Conditions apply)

| Parameter       | Symbol   | Values                                                       | Unit    | Note                                                                                          |
|-----------------|----------|--------------------------------------------------------------|---------|-----------------------------------------------------------------------------------------------|
| Conversion time | $t_C$ CC | $2 \times T_{ADC} + (2 + N + STC + PC + DM) \times T_{ADCI}$ | $\mu S$ | N = 8, 10, 12 for N-bit conversion<br>$T_{ADC} = 1 / f_{PERIPH}$<br>$T_{ADCI} = 1 / f_{ADCI}$ |

- STC defines additional clock cycles to extend the sample time
- PC adds two cycles if post-calibration is enabled
- DM adds one cycle for an extended conversion time of the MSB

**Conversion Time Examples**

System assumptions:

$f_{ADC} = 120$  MHz i.e.  $t_{ADC} = 8.33$  ns, DIVA = 3,  $f_{ADCI} = 30$  MHz i.e.  $t_{ADCI} = 33.3$  ns

According to the given formulas the following minimum conversion times can be achieved (STC = 0, DM = 0):

12-bit post-calibrated conversion (PC = 2):

$$t_{CN12C} = (2 + 12 + 2) \times t_{ADCI} + 2 \times t_{ADC} = 16 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 550 \text{ ns}$$

12-bit uncalibrated conversion:

$$t_{CN12} = (2 + 12) \times t_{ADCI} + 2 \times t_{ADC} = 14 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 483 \text{ ns}$$

10-bit uncalibrated conversion:

$$t_{CN10} = (2 + 10) \times t_{ADCI} + 2 \times t_{ADC} = 12 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 417 \text{ ns}$$

8-bit uncalibrated:

$$t_{CN8} = (2 + 8) \times t_{ADCI} + 2 \times t_{ADC} = 10 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 350 \text{ ns}$$

### 3.2.3 Digital to Analog Converters (DACx)

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 27 DAC Parameters** (Operating Conditions apply)

| Parameter                            | Symbol         |    | Values |           |      | Unit          | Note / Test Condition                                                     |
|--------------------------------------|----------------|----|--------|-----------|------|---------------|---------------------------------------------------------------------------|
|                                      |                |    | Min.   | Typ.      | Max. |               |                                                                           |
| RMS supply current                   | $I_{DD}$       | CC | –      | 2.5       | 4    | mA            | per active DAC channel, without load currents of DAC outputs              |
| Resolution                           | $RES$          | CC | –      | 12        | –    | Bit           |                                                                           |
| Update rate                          | $f_{URATE\_A}$ | CC | –      |           | 2    | Msam<br>ple/s | data rate, where DAC can follow 64 LSB code jumps to $\pm 1$ LSB accuracy |
| Update rate                          | $f_{URATE\_F}$ | CC | –      |           | 5    | Msam<br>ple/s | data rate, where DAC can follow 64 LSB code jumps to $\pm 4$ LSB accuracy |
| Settling time                        | $t_{SETTLE}$   | CC | –      | 1         | 2    | $\mu$ s       | at full scale jump, output voltage reaches target value $\pm 20$ LSB      |
| Slew rate                            | $SR$           | CC | 2      | 5         | –    | V/ $\mu$ s    |                                                                           |
| Minimum output voltage               | $V_{OUT\_MIN}$ | CC | –      | 0.3       | –    | V             | code value unsigned: 000 <sub>H</sub> ; signed: 800 <sub>H</sub>          |
| Maximum output voltage               | $V_{OUT\_MAX}$ | CC | –      | 2.5       | –    | V             | code value unsigned: FFF <sub>H</sub> ; signed: 7FF <sub>H</sub>          |
| Integral non-linearity <sup>1)</sup> | $INL$          | CC | -5.5   | $\pm 2.5$ | 5.5  | LSB           | $R_L \geq 5$ kOhm, $C_L \leq 50$ pF                                       |
| Differential non-linearity           | $DNL$          | CC | -2     | $\pm 1$   | 2    | LSB           | $R_L \geq 5$ kOhm, $C_L \leq 50$ pF                                       |

### 3.2.5 High Resolution PWM (HRPWM)

The following chapters describe the operating conditions, characteristics and timing requirements, for all the components inside the HRPWM module. Each description is given for just one sub unit, e.g., one CSG or one HRC.

All the timing information is related to the module clock,  $f_{hrpwm}$ .

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

#### 3.2.5.1 HRC characteristics

**Table 29** summarizes the characteristics of the HRC units.

**Table 29 HRC characteristics** (Operating Conditions apply)

| Parameter                                 | Symbol         | Values |      |      | Unit | Note / Test Condition |
|-------------------------------------------|----------------|--------|------|------|------|-----------------------|
|                                           |                | Min.   | Typ. | Max. |      |                       |
| High resolution step size <sup>1)2)</sup> | $t_{HRS}$ CC   | –      | 150  | –    | ps   |                       |
| Startup time (after reset release)        | $t_{start}$ CC | –      | –    | 2    | μs   |                       |

1) The step size for clock frequencies equal to 180, 120 and 80 MHz is 150 ps.

2) The step size for clock frequencies different from 180, 120 and 80 MHz but within the range from 180 to 64 MHz can be between 118 to 180 ps (fixed over process and operating conditions)

#### 3.2.5.2 CMP and 10-bit DAC characteristics

The **Table 30** summarizes the characteristics of the CSG unit.

The specified characteristics require that the setup of the HRPWM follows the initialization sequence as documented in the Reference Manual.

**Table 30 CMP and 10-bit DAC characteristics** (Operating Conditions apply)

| Parameter                     | Symbol   | Values |      |      | Unit | Note / Test Condition                             |
|-------------------------------|----------|--------|------|------|------|---------------------------------------------------|
|                               |          | Min.   | Typ. | Max. |      |                                                   |
| DAC Resolution                | $RES$ CC |        | 10   |      | bits |                                                   |
| DAC differential nonlinearity | $DNL$ CC | -1     | –    | 1.5  | LSB  | Monotonic behavior, See <a href="#">Figure 18</a> |
| DAC integral nonlinearity     | $INL$ CC | -3     | –    | 3    | LSB  | See <a href="#">Figure 18</a>                     |

### 3.2.7 Die Temperature Sensor

The Die Temperature Sensor (DTS) measures the junction temperature  $T_J$ .

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 34 Die Temperature Sensor Parameters**

| Parameter                                         | Symbol             | Values |      |      | Unit | Note / Test Condition                                                 |
|---------------------------------------------------|--------------------|--------|------|------|------|-----------------------------------------------------------------------|
|                                                   |                    | Min.   | Typ. | Max. |      |                                                                       |
| Temperature sensor range                          | $T_{SR}$ SR        | -40    | –    | 150  | °C   |                                                                       |
| Linearity Error<br>(to the below defined formula) | $\Delta T_{LE}$ CC | –      | ±1   | –    | °C   | per $\Delta T_J \leq 30$ °C                                           |
| Offset Error                                      | $\Delta T_{OE}$ CC | –      | ±6   | –    | °C   | $\Delta T_{OE} = T_J - T_{DTS}$<br>$V_{DDP} \leq 3.3$ V <sup>1)</sup> |
| Measurement time                                  | $t_M$ CC           | –      | –    | 100  | µs   |                                                                       |
| Start-up time after reset<br>inactive             | $t_{TSST}$ SR      | –      | –    | 10   | µs   |                                                                       |

1) At  $V_{DDP\_max} = 3.63$  V the typical offset error increases by an additional  $\Delta T_{OE} = \pm 1$  °C.

The following formula calculates the temperature measured by the DTS in [°C] from the RESULT bit field of the DTSSTAT register.

$$\text{Temperature } T_{DTS} = (\text{RESULT} - 605) / 2.05 \text{ [°C]}$$

This formula and the values defined in [Table 34](#) apply with the following calibration values:

- DTSCON.BGTRIM = 8<sub>H</sub>
- DTSCON.REFTRIM = 4<sub>H</sub>

### 3.2.10 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

If not stated otherwise, the operating conditions for the parameters in the following table are:

$$V_{DDP} = 3.3 \text{ V}, T_A = 25 \text{ }^{\circ}\text{C}$$


**Table 39 Power Supply Parameters**

| Parameter                                                                                                                        | Symbol        | Values |      |      | Unit | Note / Test Condition |
|----------------------------------------------------------------------------------------------------------------------------------|---------------|--------|------|------|------|-----------------------|
|                                                                                                                                  |               | Min.   | Typ. | Max. |      |                       |
| Active supply current <sup>1)</sup><br>Peripherals enabled<br>Frequency:<br>$f_{CPU} / f_{PERIPH} / f_{CCU}$ in MHz              | $I_{DDPA}$ CC | –      | 113  | –    | mA   | 120 / 120 / 120       |
|                                                                                                                                  |               | –      | 102  | –    |      | 120 / 60 / 60         |
|                                                                                                                                  |               | –      | 82   | –    |      | 60 / 60 / 120         |
|                                                                                                                                  |               | –      | 61   | –    |      | 24 / 24 / 24          |
|                                                                                                                                  |               | –      | 51   | –    |      | 1 / 1 / 1             |
| Active supply current<br>Code execution from RAM<br>Flash in Sleep mode<br>Frequency:<br>$f_{CPU} / f_{PERIPH} / f_{CCU}$ in MHz | $I_{DDPA}$ CC | –      | 53   | –    | mA   | 120 / 120 / 120       |
|                                                                                                                                  |               | –      | 50   | –    |      | 120 / 60 / 60         |
| Active supply current <sup>2)</sup><br>Peripherals disabled<br>Frequency:<br>$f_{CPU} / f_{PERIPH}$ in MHz                       | $I_{DDPA}$ CC | –      | 80   | –    | mA   | 120 / 120 / 120       |
|                                                                                                                                  |               | –      | 80   | –    |      | 120 / 60 / 60         |
|                                                                                                                                  |               | –      | 65   | –    |      | 60 / 60 / 120         |
|                                                                                                                                  |               | –      | 55   | –    |      | 24 / 24 / 24          |
|                                                                                                                                  |               | –      | 50   | –    |      | 1 / 1 / 1             |

**Table 52 USIC SSC Slave Mode Timing**


| Parameter                                                                           | Symbol    |    | Values |      |      | Unit | Note / Test Condition |
|-------------------------------------------------------------------------------------|-----------|----|--------|------|------|------|-----------------------|
|                                                                                     |           |    | Min.   | Typ. | Max. |      |                       |
| DX1 slave clock period                                                              | $t_{CLK}$ | SR | 66.6   | –    | –    | ns   |                       |
| Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>         | $t_{10}$  | SR | 3      | –    | –    | ns   |                       |
| Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>         | $t_{11}$  | SR | 4      | –    | –    | ns   |                       |
| Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup> | $t_{12}$  | SR | 6      | –    | –    | ns   |                       |
| Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>    | $t_{13}$  | SR | 4      | –    | –    | ns   |                       |
| Data output DOUT[3:0] valid time                                                    | $t_{14}$  | CC | 0      | –    | 24   | ns   |                       |

1) These input timing are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).



**Figure 34 USIC - SSC Master/Slave Mode Timing**

*Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.*



**Figure 35 USIC IIC Stand and Fast Mode Timing**

### 3.3.9.4 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

*Note: Operating Conditions apply.*

**Table 55 USIC IIS Master Transmitter Timing**

| Parameter       | Symbol   | Values                 |      |                        | Unit | Note / Test Condition |
|-----------------|----------|------------------------|------|------------------------|------|-----------------------|
|                 |          | Min.                   | Typ. | Max.                   |      |                       |
| Clock period    | $t_1$ CC | 33.3                   | —    | —                      | ns   |                       |
| Clock HIGH      | $t_2$ CC | $0.35 \times t_{1min}$ | —    | —                      | ns   |                       |
| Clock Low       | $t_3$ CC | $0.35 \times t_{1min}$ | —    | —                      | ns   |                       |
| Hold time       | $t_4$ CC | 0                      | —    | —                      | ns   |                       |
| Clock rise time | $t_5$ CC | —                      | —    | $0.15 \times t_{1min}$ | ns   |                       |

## 4 Package and Reliability

The XMC4400 is a member of the XMC4000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Die Pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

### 4.1 Package Parameters

**Table 60** provides the thermal characteristics of the packages used in XMC4400.

**Table 60 Thermal Characteristics of the Packages**

| Parameter                                                          | Symbol                | Limit Values |           | Unit | Package Types                |
|--------------------------------------------------------------------|-----------------------|--------------|-----------|------|------------------------------|
|                                                                    |                       | Min.         | Max.      |      |                              |
| Exposed Die Pad dimensions (including U-Groove where applicable)   | Ex × Ey<br>CC         | -            | 7.0 × 7.0 | mm   | PG-LQFP-100-11               |
|                                                                    |                       | -            | 7.0 × 7.0 | mm   | PG-LQFP-100-25               |
|                                                                    |                       | -            | 5.8 × 5.8 | mm   | PG-LQFP-64-19                |
|                                                                    |                       | -            | 5.7 × 5.7 | mm   | PG-TQFP-64-19                |
| Exposed Die Pad dimensions excluding U-Groove                      | Ax × Ay<br>CC         | -            | 6.2 × 6.2 | mm   | PG-LQFP-100-25               |
| Thermal resistance<br>Junction-Ambient<br>$T_j \leq 150\text{ °C}$ | $R_{\Theta JA}$<br>CC | -            | 20.5      | K/W  | PG-LQFP-100-11 <sup>1)</sup> |
|                                                                    |                       | -            | 20.0      | K/W  | PG-LQFP-100-25 <sup>1)</sup> |
|                                                                    |                       | -            | 30.0      | K/W  | PG-LQFP-64-19 <sup>1)</sup>  |
|                                                                    |                       | -            | 22.5      | K/W  | PG-TQFP-64-19 <sup>1)</sup>  |

1) Device mounted on a 4-layer JEDEC board (JESD 51-7) with thermal vias; exposed pad soldered.

*Note: For electrical reasons, it is required to connect the exposed pad to the board ground  $V_{SS}$ , independent of EMC and thermal requirements.*

#### 4.1.1 Thermal Considerations

When operating the XMC4400 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.