

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I ² C, LINbus, SPI, UART, USB
Peripherals	DMA, I ² S, LED, POR, PWM, WDT
Number of I/O	31
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 14x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-25
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f64f256baxqma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

Synopsys™ is a trademark of Synopsys, Inc.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com







Table of Contents

Table of Contents

1 1.1 1.2 1.3 1.4 1.5	Ordering Information Device Types Package Variants Device Type Features Definition of Feature Variants Identification Registers	11 12 12 13
2 2.1 2.2 2.2.1 2.2.2 2.2.2 2.2.2.1	General Device Information Logic Symbols Pin Configuration and Definition Package Pin Summary Port I/O Functions Port I/O Function Table Power Connection Scheme	15 17 19 24 25
3 3.1 3.1.1	Electrical Parameters 3 General Parameters 3 Parameter Interpretation 3	31 31
3.1.2 3.1.3 3.1.4	Absolute Maximum Ratings	33
3.1.4	Operating Conditions	37
3.2 3.2.1	DC Parameters	
3.2.2	Analog to Digital Converters (ADCx)	45
3.2.3 3.2.4	Digital to Analog Converters (DACx)	
3.2.5	High Resolution PWM (HRPWM)	55
3.2.5.1 3.2.5.2	HRC characteristics	55 55
3.2.5.3	Clocks	
3.2.6	Low Power Analog Comparator (LPAC)	
3.2.7 3.2.8	Die Temperature Sensor	
3.2.0 3.2.9	Oscillator Pins	
3.2.10	Power Supply Current	67
3.2.11	Flash Memory Parameters	
3.3 3.3.1	AC Parameters	
3.3.1 3.3.2	Power-Up and Supply Monitoring	
3.3.3	Power Sequencing	



Summary of Features

1 Summary of Features

The XMC4400 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M4 CPU
 - 16-bit and 32-bit Thumb2 instruction set
 - DSP/MAC instructions
 - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- One General Purpose DMA with up-to 8 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- Flexible CRC Engine (FCE) for multiple bit error detection



General Device Information

2.2.2 Port I/O Functions

The following general scheme is used to describe each PORT pin:

Table 11 Port I/O Function Description

Function		Outputs		Inputs			
	ALT1	ALTn	HWO0	HWI0	Input	Input	
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA		
Pn.y	MODA.OUT				MODA.INA	MODC.INB	




Figure 6 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to four alternate output functions (ALT1/2/3/4) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn_HWSEL it is possible to select between different hardware "masters" (HWO0/HWI0). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

Subject to Agreement on the Use of Product Information



The XMC4400 has a common ground concept, all $V_{\rm SS}$, $V_{\rm SSA}$ and $V_{\rm SSO}$ pins share the same ground potential. In packages with an exposed die pad it must be connected to the common ground as well.

 $V_{\rm AGND}$ is the low potential to the analog reference $V_{\rm AREF}$. Depending on the application it can share the common ground or have a different potential. In devices with shared $V_{\rm DDA}/V_{\rm AREF}$ and $V_{\rm SSA}/V_{\rm AGND}$ pins the reference is tied to the supply. Some analog channels can optionally serve as "Alternate Reference"; further details on this operating mode are described in the Reference Manual.

When $V_{\rm DDP}$ is supplied, $V_{\rm BAT}$ must be supplied as well. If no other supply source (e.g. battery) is connected to $V_{\rm BAT}$, the $V_{\rm BAT}$ pin can also be connected directly to $V_{\rm DDP}$.



Table 23 Standard Pads Class_A2

Parameter	Symbol	Val	ues	Unit	Note /	
		Min. Max.			Test Condition	
Input Leakage current	I _{OZA2} CC	-6	6	μА	$ \begin{aligned} 0 \ V &\leq V_{IN} < \\ 0.5^* V_{DDP} - 1 \ V; \\ 0.5^* V_{DDP} + 1 \ V \\ &< V_{IN} \leq V_{DDP} \end{aligned} $	
		-3	3	μА	$\begin{array}{l} 0.5^*V_{\rm DDP} \text{ - 1 V} < \\ V_{\rm IN} < 0.5^*V_{\rm DDP} \\ \text{+ 1 V} \end{array}$	
Input high voltage	V_{IHA2} SR	$0.6 imes V_{ extsf{DDP}}$	$V_{\rm DDP}$ + 0.3	V	max. 3.6 V	
Input low voltage	$V_{ILA2}SR$	-0.3	$0.36 imes V_{ extsf{DDP}}$	V		
Output high voltage,	V_{OHA2}	V _{DDP} - 0.4	_	V	$I_{OH} \geq$ -400 μA	
POD = weak	CC	2.4	_	V	$I_{OH} \geq$ -500 μA	
Output high voltage,		V _{DDP} - 0.4	_	V	$I_{OH} \ge$ -1.4 mA	
POD = medium		2.4	_	V	I_{OH} \geq -2 mA	
Output high voltage,		V _{DDP} - 0.4	_	V	$I_{OH} \ge$ -1.4 mA	
POD = strong		2.4	_	V	I_{OH} \geq -2 mA	
Output low voltage, POD = weak	V_{OLA2} CC	-	0.4	V	$I_{\rm OL} \le 500 \; \mu A$	
Output low voltage, POD = medium	1	-	0.4	V	$I_{\rm OL} \le 2 \; {\rm mA}$	
Output low voltage, POD = strong	1	-	0.4	V	$I_{\rm OL} \le 2 \; {\rm mA}$	



- 4) The sampling capacity of the conversion C-network is pre-charged to V_{AREF}/2 before the sampling moment. Because of the parasitic elements, the voltage measured at AINx can deviate from V_{AREF}/2.
- 5) Applies to AINx, when used as alternate reference input.
- 6) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead, smaller capacitances are successively switched to the reference voltage.
- For 10-bit conversions, the errors are reduced to 1/4; for 8-bit conversions, the errors are reduced to 1/16.
 Never less than ±1 LSB.
- 8) The sum of DNL/INL/GAIN/OFF errors does not exceed the related total unadjusted error TUE.
- 9) The resulting current for a conversion can be calculated with $I_{AREF} = Q_{CONV} / t_c$. The fastest 12-bit post-calibrated conversion of $t_c = 550 \, \text{ns}$ results in a typical average current of $I_{AREF} = 54.5 \, \mu\text{A}$.




Figure 12 VADC Reference Voltage Range



The power-up calibration of the ADC requires a maximum number of 4 352 $f_{\rm ADCI}$ cycles.




Figure 13 ADCx Input Circuits




Figure 14 ADCx Analog Input Leakage Current

Data Sheet 48 V1.2, 2015-12



3.2.5 High Resolution PWM (HRPWM)

The following chapters describe the operating conditions, characteristics and timing requirements, for all the components inside the HRPWM module. Each description is given for just one sub unit, e.g., one CSG or one HRC.

All the timing information is related to the module clock, f_{hrown} .

Note: These parameters are not subject to production test, but verified by design and/or characterization.

3.2.5.1 HRC characteristics

Table 29 summarizes the characteristics of the HRC units.

 Table 29
 HRC characteristics (Operating Conditions apply)

Parameter	rameter Symbol Values			Values U		Note /
		Min.	Тур.	Max.		Test Condition
High resolution step size ¹⁾²⁾	t _{HRS} CC	_	150	_	ps	
Startup time (after reset release)	t _{start} CC	_	_	2	μS	

¹⁾ The step size for clock frequencies equal to 180, 120 and 80 MHz is 150 ps.

3.2.5.2 CMP and 10-bit DAC characteristics

The **Table 30** summarizes the characteristics of the CSG unit.

The specified characteristics require that the setup of the HRPWM follows the initialization sequence as documented in the Reference Manual.

Table 30 CMP and 10-bit DAC characteristics (Operating Conditions apply)

Parameter	Symbol	Symbol Values				Note /
		Min.	Тур.	Max.		Test Condition
DAC Resolution	RES CC		10		bits	
DAC differential nonlinearity	DNL CC	-1	_	1.5	LSB	Monotonic behavior, See Figure 18
DAC integral nonlinearity	INL CC	-3	-	3	LSB	See Figure 18

²⁾ The step size for clock frequencies different from 180, 120 and 80 MHz but within the range from 180 to 64 MHz can be between 118 to 180 ps (fixed over process and operating conditions)



3.2.9 Oscillator Pins

Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Please refer to the limits specified by the crystal or ceramic resonator supplier.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The oscillator pins can be operated with an external crystal (see Figure 21) or in direct input mode (see Figure 22).




Figure 21 Oscillator in Crystal Mode



Table 39 Power Supply Parameters

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Power Dissipation	P_{DISS}	CC	_	_	1	W	$V_{\rm DDP} = 3.6 \text{ V},$ $T_{\rm J} = 150 ^{\circ}\text{C}$
Wake-up time from Sleep to Active mode	t_{SSA}	СС	_	6	_	cycles	
Wake-up time from Deep Sleep to Active mode			_	-	-	ms	Defined by the wake-up of the Flash module, see Section 3.2.11
Wake-up time from Hibernate mode			_	-	_	ms	Wake-up via power-on reset event, see Section 3.3.2

- 1) CPU executing code from Flash, all peripherals idle.
- 2) CPU executing code from Flash. Ethernet, USB and CCU clock off.
- 3) CPU in sleep, all peripherals idle, Flash in Active mode.
- 4) CPU in sleep, Flash in Active mode.
- 5) CPU in sleep, peripherals disabled, after wake-up code execution from RAM.
- 6) To wake-up the Flash from its Sleep mode, $f_{CPII} \ge 1$ MHz is required.
- 7) OSC_ULP operating with external crystal on RTC_XTAL
- 8) OSC_ULP off, Hibernate domain operating with OSC_SI clock
- 9) Test Power Loop: f_{SYS} = 120 MHz, CPU executing benchmark code from Flash, all CCUs in 100kHz timer mode, all ADC groups in continuous conversion mode, USICs as SPI in internal loop-back mode, CAN in 500kHz internal loop-back mode, interrupt triggered DMA block transfers to parity protected RAMs and FCE, DTS measurements and FPU calculations.
 - The power consumption of each customer application will most probably be lower than this value, but must be evaluated separately.
- 10) $I_{\rm DDP}$ decreases typically by 5 mA when $f_{\rm SYS}$ decreases by 10 MHz, at constant $T_{\rm J}$
- 11) Sum of currents of all active converters (ADC and DAC)



Peripheral Idle Currents

Test conditions:

- f_{svs} and derived clocks at 120 MHz
- $V_{\text{DDP}} = 3.3 \text{ V}, T_{\text{a}} = 25 \text{ °C}$
- all peripherals are held in reset (see the PRSTAT registers in the Reset Control Unit of the SCU)
- the peripheral clocks are disabled (see CGATSTAT registers in the Clock Control Unit of the SCU
- no I/O activity
- the given values are a result of differential measurements with asserted and deasserted peripheral reset and enabled clock of the peripheral under test

The tested peripheral is left in the state after the peripheral reset is deasserted, no further initialisation or configuration is done. E.g. no timer is running in the CCUs, no communication active in the USICs, etc.

Table 40 Peripheral Idle Currents

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
PORTS ETH USB FCE WDT POSIFx	I _{PER} CC	-	≤ 0.3	-	mA	
MultiCAN ERU LEDTSCU0 CCU4x CCU8x		-	≤ 1.0	-		
DAC (digital) ¹⁾		_	1.3	_		
USICx		_	3.0	_		
DSD VADC (digital) ¹⁾		-	4.5	-		
DMAx		_	6.0	_		

The current consumption of the analog components are given in the dedicated Data Sheet sections of the respective peripheral.



3.2.11 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 41 Flash Memory Parameters

Parameter	Symbol		Values	5	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Erase Time per 256 Kbyte Sector	$t_{ERP}CC$	_	5	5.5	S		
Erase Time per 64 Kbyte Sector	t _{ERP} CC	_	1.2	1.4	S		
Erase Time per 16 Kbyte Logical Sector	t _{ERP} CC	_	0.3	0.4	S		
Program time per page ¹⁾	$t_{PRP}CC$	_	5.5	11	ms		
Erase suspend delay	t _{FL_ErSusp}	_	-	15	ms		
Wait time after margin change	t _{FL_Margin}	10	-	_	μS		
Wake-up time	$t_{WU}CC$	_	_	270	μS		
Read access time	t _a CC	20	-	_	ns	For operation with $1/f_{\rm CPU} < t_{\rm a}$ wait states must be configured ²⁾	
Data Retention Time, Physical Sector ³⁾⁴⁾	$t_{RET}CC$	20	-	-	years	Max. 1000 erase/program cycles	
Data Retention Time, Logical Sector ³⁾⁴⁾	t _{RETL} CC	20	_	-	years	Max. 100 erase/program cycles	



3.3.2 Power-Up and Supply Monitoring

 $\overline{ extsf{PORST}}$ is always asserted when $V_{ extsf{DDP}}$ and/or $V_{ extsf{DDC}}$ violate the respective thresholds.

Note: These parameters are not subject to production test, but verified by design and/or characterization.




Figure 26 PORST Circuit

Table 42 Supply Monitoring Parameters

Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Digital supply voltage reset threshold	V_{POR} CC	2.79 ¹⁾	-	3.05 ²⁾	V	3)
Core supply voltage reset threshold	$V_{\sf PV}$ CC	_	-	1.17	V	
$V_{ m DDP}$ voltage to ensure defined pad states	V_{DDPPA} CC	_	1.0	_	V	
PORST rise time	t_{PR} SR	_	_	2	μS	
Startup time from power-on reset with code execution from Flash	t _{SSW} CC	-	2.5	3.5	ms	Time to the first user code instruction
$\overline{V_{ extsf{DDC}}}$ ramp up time	t _{VCR} CC	_	550	_	μѕ	Ramp up after power-on or after a reset triggered by a violation of V_{POR} or V_{PV}

¹⁾ Minimum threshold for reset assertion.



3.3.5 Internal Clock Source Characteristics

Fast Internal Clock Source

Table 45 Fast Internal Clock Parameters

Parameter	Symbol		Values			Note /
		Min.	Тур.	Max.		Test Condition
Nominal frequency	f_{OFINC}	-	36.5	_	MHz	not calibrated
	CC	_	24	_	MHz	calibrated
Accuracy	∆f _{OFI} CC	-0.5	-	0.5	%	automatic calibration ¹⁾²⁾
		-15	-	15	%	factory calibration, $V_{\rm DDP} = 3.3 \ {\rm V}$
		-25	-	25	%	no calibration, $V_{\rm DDP}$ = 3.3 V
		-7	_	7	%	Variation over voltage range ³⁾ $3.13 \text{ V} \leq V_{\text{DDP}} \leq 3.63 \text{ V}$
Start-up time	t _{OFIS} CC	_	50	_	μS	

¹⁾ Error in addition to the accuracy of the reference clock.

²⁾ Automatic calibration compensates variations of the temperature and in the $V_{\rm DDP}$ supply voltage.

Deviations from the nominal V_{DDP} voltage induce an additional error to the uncalibrated and/or factory calibrated oscillator frequency.



3.3.6 JTAG Interface Timing

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

Table 47 JTAG Interface Timing Parameters

Parameter		mbol	Values			Unit	Note /
			Min.	Тур.	Max.	Ī	Test Condition
TCK clock period	t_1	SR	25	_	_	ns	
TCK high time	t_2	SR	10	_	_	ns	
TCK low time	t_3	SR	10	_	_	ns	
TCK clock rise time	t_4	SR	_	_	4	ns	
TCK clock fall time	<i>t</i> ₅	SR	_	_	4	ns	
TDI/TMS setup to TCK rising edge	<i>t</i> ₆	SR	6	_	_	ns	
TDI/TMS hold after TCK rising edge	<i>t</i> ₇	SR	6	_	_	ns	
TDO valid after TCK falling	t_8	CC	_	_	13	ns	C _L = 50 pF
edge ¹⁾ (propagation delay)			3	_	_	ns	C _L = 20 pF
TDO hold after TCK falling edge ¹⁾	t ₁₈	CC	2	_	_	ns	
TDO high imped. to valid from TCK falling edge ¹⁾²⁾	<i>t</i> ₉	CC	-	_	14	ns	C _L = 50 pF
TDO valid to high imped. from TCK falling edge ¹⁾	t ₁₀	CC	-	_	13.5	ns	C _L = 50 pF

¹⁾ The falling edge on TCK is used to generate the TDO timing.

²⁾ The setup time for TDO is given implicitly by the TCK cycle time.






Figure 28 Test Clock Timing (TCK)




Figure 29 JTAG Timing



3.3.9.3 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 53 USIC IIC Standard Mode Timing¹⁾

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximalely 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



3.3.11 Ethernet Interface (ETH) Characteristics

For proper operation of the Ethernet Interface it is required that $f_{SYS} \ge 100$ MHz.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

3.3.11.1 ETH Measurement Reference Points




Figure 39 ETH Measurement Reference Points



3.3.11.3 ETH RMII Parameters

In the following, the parameters of the RMII (Reduced Media Independent Interface) are described.

Table 59 ETH RMII Signal Timing Parameters

Parameter		Symbol		Values			Note /
				Тур.	Max.		Test Condit ion
ETH_RMII_REF_CL clock period	t ₁₃	SR	20	_	_	ns	C _L = 25 pF; 50 ppm
ETH_RMII_REF_CL clock high time	t ₁₄	SR	7	_	13	ns	$C_{L} = 25 \text{ pF}$
ETH_RMII_REF_CL clock low time	t ₁₅	SR	7	_	13	ns	
ETH_RMII_RXD[1:0], ETH_RMII_CRS setup time	t ₁₆	SR	4	_	_	ns	
ETH_RMII_RXD[1:0], ETH_RMII_CRS hold time	t ₁₇	SR	2	_	_	ns	
ETH_RMII_TXD[1:0], ETH_RMII_TXEN data valid	t ₁₈	CC	4	_	15	ns	




Figure 41 ETH RMII Signal Timing

Subject to Agreement on the Use of Product Information