

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?



"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I²C, LINbus, SPI, UART, USB
Peripherals	DMA, I²S, LED, POR, PWM, WDT
Number of I/O	31
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 14x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4400f64f512abxqma1

Table of Contents

Table of Contents

1	Summary of Features	9
1.1	Ordering Information	11
1.2	Device Types	11
1.3	Package Variants	12
1.4	Device Type Features	12
1.5	Definition of Feature Variants	13
1.6	Identification Registers	14
2	General Device Information	15
2.1	Logic Symbols	15
2.2	Pin Configuration and Definition	17
2.2.1	Package Pin Summary	19
2.2.2	Port I/O Functions	24
2.2.2.1	Port I/O Function Table	25
2.3	Power Connection Scheme	29
3	Electrical Parameters	31
3.1	General Parameters	31
3.1.1	Parameter Interpretation	31
3.1.2	Absolute Maximum Ratings	32
3.1.3	Pin Reliability in Overload	33
3.1.4	Pad Driver and Pad Classes Summary	35
3.1.5	Operating Conditions	37
3.2	DC Parameters	38
3.2.1	Input/Output Pins	38
3.2.2	Analog to Digital Converters (ADCx)	45
3.2.3	Digital to Analog Converters (DACx)	50
3.2.4	Out-of-Range Comparator (ORC)	53
3.2.5	High Resolution PWM (HRPWM)	55
3.2.5.1	HRC characteristics	55
3.2.5.2	CMP and 10-bit DAC characteristics	55
3.2.5.3	Clocks	58
3.2.6	Low Power Analog Comparator (LPAC)	59
3.2.7	Die Temperature Sensor	60
3.2.8	USB OTG Interface DC Characteristics	61
3.2.9	Oscillator Pins	63
3.2.10	Power Supply Current	67
3.2.11	Flash Memory Parameters	71
3.3	AC Parameters	73
3.3.1	Testing Waveforms	73
3.3.2	Power-Up and Supply Monitoring	74
3.3.3	Power Sequencing	75

Table of Contents

3.3.4	Phase Locked Loop (PLL) Characteristics	77
3.3.5	Internal Clock Source Characteristics	78
3.3.6	JTAG Interface Timing	80
3.3.7	Serial Wire Debug Port (SW-DP) Timing	82
3.3.8	Embedded Trace Macro Cell (ETM) Timing	83
3.3.9	Peripheral Timing	84
3.3.9.1	Delta-Sigma Demodulator Digital Interface Timing	84
3.3.9.2	Synchronous Serial Interface (USIC SSC) Timing	85
3.3.9.3	Inter-IC (IIC) Interface Timing	88
3.3.9.4	Inter-IC Sound (IIS) Interface Timing	90
3.3.10	USB Interface Characteristics	92
3.3.11	Ethernet Interface (ETH) Characteristics	93
3.3.11.1	ETH Measurement Reference Points	93
3.3.11.2	ETH Management Signal Parameters (ETH_MDC, ETH_MDIO) ..	94
3.3.11.3	ETH RMII Parameters	95
4	Package and Reliability	96
4.1	Package Parameters	96
4.1.1	Thermal Considerations	96
4.2	Package Outlines	97
5	Quality Declarations	102

Summary of Features

1 Summary of Features

The XMC4400 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M4 CPU
 - 16-bit and 32-bit Thumb2 instruction set
 - DSP/MAC instructions
 - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- One General Purpose DMA with up-to 8 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- Flexible CRC Engine (FCE) for multiple bit error detection

General Device Information
Table 10 Package Pin Mapping (cont'd)

Function	LQFP-100	LQFP-64 TQFP-64	Pad Type	Notes
P0.11	95	59	A1+	
P0.12	94	-	A1+	
P1.0	79	52	A1+	
P1.1	78	51	A1+	
P1.2	77	50	A2	
P1.3	76	49	A2	
P1.4	75	48	A1+	
P1.5	74	47	A1+	
P1.6	83	-	A2	
P1.7	82	-	A2	
P1.8	81	54	A2	
P1.9	80	53	A2	
P1.10	73	-	A1+	
P1.11	72	-	A1+	
P1.12	71	-	A2	
P1.13	70	-	A2	
P1.14	69	-	A2	
P1.15	68	46	A2	
P2.0	52	34	A2	
P2.1	51	33	A2	After a system reset, via HWSEL this pin selects the DB.TDO function.
P2.2	50	32	A2	
P2.3	49	31	A2	
P2.4	48	30	A2	
P2.5	47	29	A2	
P2.6	54	36	A1+	
P2.7	53	35	A1+	
P2.8	46	28	A2	
P2.9	45	27	A2	
P2.10	44	-	A2	
P2.14	41	-	A2	
P2.15	40	-	A2	

Electrical Parameters



Figure 10 Output Slopes with different Pad Driver Modes

Figure 10 is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in **Section 3.2.1**.

Electrical Parameters

3.1.5 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC4400. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 19 Operating Conditions Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Ambient Temperature	T_A SR	-40	–	85	°C	Temp. Range F
		-40	–	125	°C	Temp. Range K
Digital supply voltage	V_{DDP} SR	3.13 ¹⁾	3.3	3.63 ²⁾	V	
Core Supply Voltage	V_{DDC} CC	– ¹⁾	1.3	–	V	Generated internally
Digital ground voltage	V_{SS} SR	0	–	–	V	
ADC analog supply voltage	V_{DDA} SR	3.0	3.3	3.6 ²⁾	V	
Analog ground voltage for V_{DDA}	V_{SSA} SR	-0.1	0	0.1	V	
Battery Supply Voltage for Hibernate Domain ³⁾	V_{BAT} SR	1.95 ⁴⁾	–	3.63	V	When V_{DDP} is supplied V_{BAT} has to be supplied too.
System Frequency	f_{SYS} SR	–	–	120	MHz	
Short circuit current of digital outputs	I_{SC} SR	-5	–	5	mA	
Absolute sum of short circuit currents per pin group ⁵⁾	ΣI_{SC_PG} SR	–	–	20	mA	
Absolute sum of short circuit currents of the device	ΣI_{SC_D} SR	–	–	100	mA	

1) See also the Supply Monitoring thresholds, [Section 3.3.2](#).

2) Voltage overshoot to 4.0 V is permissible at Power-Up and PORST low, provided the pulse duration is less than 100 µs and the cumulated sum of the pulses does not exceed 1 h over lifetime.

3) Different limits apply for LPAC operation, [Section 3.2.6](#)

4) To start the hibernate domain it is required that $V_{BAT} \geq 2.1$ V, for a reliable start of the oscillation of RTC_XTAL in crystal mode it is required that $V_{BAT} \geq 3.0$ V.

5) The port groups are defined in [Table 17](#).

Electrical Parameters

Table 25 ADC Parameters (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Total Unadjusted Error	TUE_{CC}	-4	—	4	LSB	12-bit resolution ⁷⁾ ; $V_{DDA} = 3.3\text{ V}$; $V_{AREF} = V_{DDA}$, dedicated pins for V_{DDA} and V_{AREF}
Differential Non-Linearity Error ⁸⁾	$EA_{DNL_{CC}}$	-3	—	3	LSB	
Gain Error ⁸⁾	$EA_{GAIN_{CC}}$	-4	—	4	LSB	
Integral Non-Linearity ⁸⁾	$EA_{INL_{CC}}$	-3	—	3	LSB	
Offset Error ⁸⁾	$EA_{OFF_{CC}}$	-4	—	4	LSB	
Total Unadjusted Error	TUE_{CC}	-6	—	6	LSB	
Differential Non-Linearity Error ⁸⁾	$EA_{DNL_{CC}}$	-4.5	—	4.5	LSB	12-bit resolution ⁷⁾ ; $V_{DDA} = 3.3\text{ V}$; $V_{AREF} = V_{DDA}$, shared pin for V_{DDA} and V_{AREF} (PG-LQFP-64)
Gain Error ⁸⁾	$EA_{GAIN_{CC}}$	-6	—	6	LSB	
Integral Non-Linearity ⁸⁾	$EA_{INL_{CC}}$	-4.5	—	4.5	LSB	
Offset Error ⁸⁾	$EA_{OFF_{CC}}$	-6	—	6	LSB	
Worst case ADC V_{DDA} power supply current per active converter	$I_{DDAA_{CC}}$	—	1.5	2	mA	during conversion $V_{DDP} = 3.6\text{ V}$, $T_J = 150\text{ }^\circ\text{C}$
Charge consumption on V_{AREF} per conversion ⁵⁾	$Q_{CONV_{CC}}$	—	30	—	pC	$0\text{ V} \leq V_{AREF} \leq V_{DDA}$ ⁹⁾
ON resistance of the analog input path	$R_{AIN_{CC}}$	—	700	1 200	Ohm	
ON resistance for the ADC test (pull down for AIN7)	$R_{AIN7T_{CC}}$	180	550	900	Ohm	
Resistance of the reference voltage input path	$R_{AREF_{CC}}$	—	700	1 700	Ohm	

- 1) A running conversion may become imprecise in case the normal conditions are violated (voltage overshoot).
- 2) If the analog reference voltage is below V_{DDA} , then the ADC converter errors increase. If the reference voltage is reduced by the factor k ($k < 1$), TUE, DNL, INL, Gain, and Offset errors increase also by the factor $1/k$.
- 3) The leakage current definition is a continuous function, as shown in figure ADCx Analog Inputs Leakage. The numerical values defined determine the characteristic points of the given continuous linear approximation - they do not define step function (see [Figure 14](#)).

Electrical Parameters
Table 27 DAC Parameters (Operating Conditions apply) (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Offset error	ED_{OFF} CC		± 20		mV	
Gain error	ED_{G_IN} CC	-5	0	5	%	
Startup time	$t_{STARTUP}$ CC	-	15	30	μs	time from output enabling till code valid ± 16 LSB
3dB Bandwidth of Output Buffer	f_{C1} CC	2.5	5	-	MHz	verified by design
Output sourcing current	I_{OUT_SOURCE} CC	-	-30	-	mA	
Output sinking current	I_{OUT_SINK} CC	-	0.6	-	mA	
Output resistance	R_{OUT} CC	-	50	-	Ohm	
Load resistance	R_L SR	5	-	-	kOhm	
Load capacitance	C_L SR	-	-	50	pF	
Signal-to-Noise Ratio	SNR CC	-	70	-	dB	examination bandwidth < 25 kHz
Total Harmonic Distortion	THD CC	-	70	-	dB	examination bandwidth < 25 kHz
Power Supply Rejection Ratio	PSRR CC	-	56	-	dB	to V_{DDA} verified by design

1) According to best straight line method.

Conversion Calculation

Unsigned:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT_MIN}) / (V_{OUT_MAX} - V_{OUT_MIN})$$

Signed:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT_MIN}) / (V_{OUT_MAX} - V_{OUT_MIN}) - 2048$$

Electrical Parameters

- 2) The INL error increases for DAC output voltages below this limit.




Figure 18 CSG DAC INL and DNL example




Figure 19 Input operation current

Electrical Parameters

3.2.8 USB OTG Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 35 USB OTG VBUS and ID Parameters (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
VBUS input voltage range	V_{IN} CC	0.0	–	5.25	V	
A-device VBUS valid threshold	V_{B1} CC	4.4	–	–	V	
A-device session valid threshold	V_{B2} CC	0.8	–	2.0	V	
B-device session valid threshold	V_{B3} CC	0.8	–	4.0	V	
B-device session end threshold	V_{B4} CC	0.2	–	0.8	V	
VBUS input resistance to ground	R_{VBUS_IN} CC	40	–	100	kOhm	
B-device VBUS pull-up resistor	R_{VBUS_PU} CC	281	–	–	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull-down resistor	R_{VBUS_PD} CC	656	–	–	Ohm	
USB.ID pull-up resistor	R_{UID_PU} CC	14	–	25	kOhm	
VBUS input current	I_{VBUS_IN} CC	–	–	150	µA	$0 \text{ V} \leq V_{IN} \leq 5.25 \text{ V}$: $T_{AVG} = 1 \text{ ms}$

Electrical Parameters

Peripheral Idle Currents

Test conditions:

- f_{sys} and derived clocks at 120 MHz
- $V_{\text{DDP}} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$
- all peripherals are held in reset (see the PRSTAT registers in the Reset Control Unit of the SCU)
- the peripheral clocks are disabled (see CGATSTAT registers in the Clock Control Unit of the SCU)
- no I/O activity
- the given values are a result of differential measurements with asserted and deasserted peripheral reset and enabled clock of the peripheral under test

The tested peripheral is left in the state after the peripheral reset is deasserted, no further initialisation or configuration is done. E.g. no timer is running in the CCUs, no communication active in the USICs, etc.

Table 40 Peripheral Idle Currents

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
PORTS	$I_{\text{PER CC}}$	–	≤ 0.3	–	mA	
ETH		–				
USB		–				
FCE		–				
WDT		–				
POSIFx		–	≤ 1.0	–		
MultiCAN		–				
ERU		–				
LEDTSCU0		–				
CCU4x		–				
CCU8x		–				
DAC (digital) ¹⁾		–	1.3	–		
USICx		–	3.0	–		
DSD		–	4.5	–		
VADC (digital) ¹⁾		–	6.0	–		
DMAx		–				

1) The current consumption of the analog components are given in the dedicated Data Sheet sections of the respective peripheral.

3.3.4 Phase Locked Loop (PLL) Characteristics

Main and USB PLL

Table 44 PLL Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Accumulated Jitter	D_{P} CC	–	–	± 5	ns	accumulated over 300 cycles $f_{\text{SYS}} = 120$ MHz
Duty Cycle ¹⁾	D_{DC} CC	46	50	54	%	Low pulse to total period, assuming an ideal input clock source
PLL base frequency	f_{PLLBASE} CC	30	–	140	MHz	
VCO input frequency	f_{REF} CC	4	–	16	MHz	
VCO frequency range	f_{VCO} CC	260	–	520	MHz	
PLL lock-in time	t_{L} CC	–	–	400	μs	

1) 50% for even K2 divider values, $50 \pm (10/K2)$ for odd K2 divider values.

3.3.9 Peripheral Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

3.3.9.1 Delta-Sigma Demodulator Digital Interface Timing

The following parameters are applicable for the digital interface of the Delta-Sigma Demodulator (DSD).


The data timing is relative to the active clock edge. Depending on the operation mode of the connected modulator that can be the rising and falling clock edge.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 50 DSD Interface Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MCLK period in master mode	t_1 CC	33.3	—	—	ns	$t_1 \geq 4 \times t_{\text{PERIPH}}^{\text{1)}})$
MCLK high time in master mode	t_2 CC	9	—	—	ns	$t_2 > t_{\text{PERIPH}}^{\text{1)}})$
MCLK low time in master mode	t_3 CC	9	—	—	ns	$t_3 > t_{\text{PERIPH}}^{\text{1)}})$
MCLK period in slave mode	t_1 SR	33.3	—	—	ns	$t_1 \geq 4 \times t_{\text{PERIPH}}^{\text{1)}})$
MCLK high time in slave mode	t_2 SR	t_{PERIPH}	—	—	ns	¹⁾
MCLK low time in slave mode	t_3 SR	t_{PERIPH}	—	—	ns	¹⁾
DIN input setup time to the active clock edge	t_4 SR	$t_{\text{PERIPH}} + 4$	—	—	ns	¹⁾
DIN input hold time from the active clock edge	t_5 SR	$t_{\text{PERIPH}} + 3$	—	—	ns	¹⁾

1) $t_{\text{PERIPH}} = 1 / f_{\text{PERIPH}}$

Electrical Parameters

Figure 33 DSD Data Timing
3.3.9.2 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 51 USIC SSC Master Mode Timing



Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLKOUT master clock period	t_{CLK} CC	33.3	—	—	ns	
Slave select output SEL0 active to first SCLKOUT transmit edge	t_1 CC	$t_{\text{SYS}} - 6.5^{1)}$	—	—	ns	
Slave select output SEL0 inactive after last SCLKOUT receive edge	t_2 CC	$t_{\text{SYS}} - 8.5^{1)}$	—	—	ns	
Data output DOUT[3:0] valid time	t_3 CC	-6	—	8	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t_4 SR	23	—	—	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t_5 SR	1	—	—	ns	

1) $t_{\text{SYS}} = 1 / f_{\text{PB}}$

Electrical Parameters
Table 52 USIC SSC Slave Mode Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DX1 slave clock period	t_{CLK} SR	66.6	—	—	ns	
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t_{10} SR	3	—	—	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	t_{11} SR	4	—	—	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	t_{12} SR	6	—	—	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t_{13} SR	4	—	—	ns	
Data output DOUT[3:0] valid time	t_{14} CC	0	—	24	ns	

1) These input timing are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).

Electrical Parameters
Master Mode Timing

Slave Mode Timing


Transmit Edge: with this clock edge transmit data is shifted to transmit data output

Receive Edge: with this clock edge receive data at receive data input is latched

Drawn for BRGH.SCLKCFG = 00_B. Also valid for SCLKCFG = 01_B with inverted SCLKOUT signal

USIC_SSC_TMGX.VSD

Figure 34 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.


Electrical Parameters


Figure 35 USIC IIC Stand and Fast Mode Timing

3.3.9.4 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: Operating Conditions apply.

Table 55 USIC IIS Master Transmitter Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	t_1 CC	33.3	—	—	ns	
Clock HIGH	t_2 CC	$0.35 \times t_{1\min}$	—	—	ns	
Clock Low	t_3 CC	$0.35 \times t_{1\min}$	—	—	ns	
Hold time	t_4 CC	0	—	—	ns	
Clock rise time	t_5 CC	—	—	$0.15 \times t_{1\min}$	ns	

Electrical Parameters

3.3.10 USB Interface Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 57 USB Timing Parameters (operating conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Typ.	Max.			
Rise time	t_R	CC	4	—	20	ns	$C_L = 50 \text{ pF}$
Fall time	t_F	CC	4	—	20	ns	$C_L = 50 \text{ pF}$
Rise/Fall time matching	t_R/t_F	CC	90	—	111.11	%	$C_L = 50 \text{ pF}$
Crossover voltage	V_{CRS}	CC	1.3	—	2.0	V	$C_L = 50 \text{ pF}$




Figure 38 USB Signal Timing

4 Package and Reliability

The XMC4400 is a member of the XMC4000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Die Pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

4.1 Package Parameters

Table 60 provides the thermal characteristics of the packages used in XMC4400.

Table 60 Thermal Characteristics of the Packages

Parameter	Symbol	Limit Values		Unit	Package Types
		Min.	Max.		
Exposed Die Pad dimensions (including U-Groove where applicable)	Ex × Ey CC	-	7.0 × 7.0	mm	PG-LQFP-100-11
		-	7.0 × 7.0	mm	PG-LQFP-100-25
		-	5.8 × 5.8	mm	PG-LQFP-64-19
		-	5.7 × 5.7	mm	PG-TQFP-64-19
Exposed Die Pad dimensions excluding U-Groove	Ax × Ay CC	-	6.2 × 6.2	mm	PG-LQFP-100-25
Thermal resistance Junction-Ambient $T_J \leq 150^\circ\text{C}$	$R_{\Theta JA}$ CC	-	20.5	K/W	PG-LQFP-100-11 ¹⁾
		-	20.0	K/W	PG-LQFP-100-25 ¹⁾
		-	30.0	K/W	PG-LQFP-64-19 ¹⁾
		-	22.5	K/W	PG-TQFP-64-19 ¹⁾

1) Device mounted on a 4-layer JEDEC board (JESD 51-7) with thermal vias; exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground V_{SS} , independent of EMC and thermal requirements.

4.1.1 Thermal Considerations

When operating the XMC4400 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.




Figure 45 PG-TQFP-64-19 (Plastic Green Low Profile Quad Flat Package)

All dimensions in mm.

You can find complete information about Infineon packages, packing and marking in our Infineon Internet Page "Packages": <http://www.infineon.com/packages>