

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, I²C, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I²S, LED, POR, PWM, WDT
Number of I/O	31
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 14x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-64-19
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4402f64f256abxqma1

XMC4400

Microcontroller Series
for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4
32-bit processor core

Data Sheet

V1.2 2015-12

Microcontrollers

XMC4400 Data Sheet**Revision History: V1.2 2015-12**

Previous Versions:

V1.1 2014-03

V1.0 2013-10

V0.6 2012-11

Page	Subjects
12	Added a section listing the packages of the different markings.
14	Added BA marking variant.
37	Added footnote explaining minimum V_{BAT} requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.
38	Changed pull device definition to System Requirement (SR) to reflect that the specified currents are defined by the characteristics of the external load/driver.
38	Added information that PORST Pull-up is identical to the pull-up on standard I/O pins.
45	Updated C_{AINSW} , C_{AINTOT} and R_{AIN} parameters with improved values.
59	Added footnote on test configuration for LPAC measurement.
61	Corrected parameter name of of USB pull device (upstream port receiving) definition according to USB standard (referenced to DM instead of DP)
66	Relaxed RTC_XTAL V_{PPX} parameter value and changed it to a system requirement.
70	Added footnote on current consumption by enabling of f_{CCU} .
71	Added Flash endurance parameter for 64 Kbytes Physical Sector PS4 N_{EPS4} for devices with BA marking.
many	Added PG-TQFP-64-19 and PG-LQFP-100-25 package information.
97, 100	Added tables describing the differences between PG-LQFP-100-11 to PG-LQFP-100-25 as well as PG-LQFP-64-19 to PG-TQFP-64-19 packages.
102	Updated to JEDEC standard J-STD-020D for the moisture sensitivity level and added solder temperature parameter according to the same standard.

Trademarks

C166™, TriCore™, XMC™ and DAVE™ are trademarks of Infineon Technologies AG. ARM®, ARM Powered®, Cortex®, Thumb® and AMBA® are registered trademarks of ARM, Limited.

Table of Contents

Table of Contents

1	Summary of Features	9
1.1	Ordering Information	11
1.2	Device Types	11
1.3	Package Variants	12
1.4	Device Type Features	12
1.5	Definition of Feature Variants	13
1.6	Identification Registers	14
2	General Device Information	15
2.1	Logic Symbols	15
2.2	Pin Configuration and Definition	17
2.2.1	Package Pin Summary	19
2.2.2	Port I/O Functions	24
2.2.2.1	Port I/O Function Table	25
2.3	Power Connection Scheme	29
3	Electrical Parameters	31
3.1	General Parameters	31
3.1.1	Parameter Interpretation	31
3.1.2	Absolute Maximum Ratings	32
3.1.3	Pin Reliability in Overload	33
3.1.4	Pad Driver and Pad Classes Summary	35
3.1.5	Operating Conditions	37
3.2	DC Parameters	38
3.2.1	Input/Output Pins	38
3.2.2	Analog to Digital Converters (ADCx)	45
3.2.3	Digital to Analog Converters (DACx)	50
3.2.4	Out-of-Range Comparator (ORC)	53
3.2.5	High Resolution PWM (HRPWM)	55
3.2.5.1	HRC characteristics	55
3.2.5.2	CMP and 10-bit DAC characteristics	55
3.2.5.3	Clocks	58
3.2.6	Low Power Analog Comparator (LPAC)	59
3.2.7	Die Temperature Sensor	60
3.2.8	USB OTG Interface DC Characteristics	61
3.2.9	Oscillator Pins	63
3.2.10	Power Supply Current	67
3.2.11	Flash Memory Parameters	71
3.3	AC Parameters	73
3.3.1	Testing Waveforms	73
3.3.2	Power-Up and Supply Monitoring	74
3.3.3	Power Sequencing	75

Summary of Features

1 Summary of Features

The XMC4400 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M4 CPU
 - 16-bit and 32-bit Thumb2 instruction set
 - DSP/MAC instructions
 - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- One General Purpose DMA with up-to 8 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- Flexible CRC Engine (FCE) for multiple bit error detection

Summary of Features**Table 7 ADC Channels¹⁾**

Package	VADC G0	VADC G1	VADC G2	VADC G3
PG-LQFP-100	CH0..CH7	CH0..CH7	CH0..CH3	CH0..CH3
PG-LQFP-64	CH0, CH3..CH7	CH0, CH1, CH3, CH6	CH0, CH1	CH2, CH3

1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

1.6 Identification Registers

The identification registers allow software to identify the marking.

Table 8 XMC4400 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 4001 _H	EES-AA, ES-AA
SCU_IDCHIP	0004 4002 _H	ES-AB, AB
SCU_IDCHIP	0004 4003 _H	BA
JTAG IDCODE	101D C083 _H	EES-AA, ES-AA
JTAG IDCODE	201D C083 _H	ES-AB, AB
JTAG IDCODE	301D C083 _H	BA

Table 12 Port I/O Functions (cont'd)

Function	Output					Input							
	ALT1	ALT2	ALT3	ALT4	HWO0	HWI0	Input	Input	Input	Input	Input	Input	Input
P1.7		U0C0. DOUT0	DSD. MCLK2	U1C1. SEL02				DSD. MCLK2A			DSD. MCLK0C		
P1.8		U0C0. SEL01	DSD. MCLK1	U1C1. SCLKOUT				DSD. MCLK1A			DSD. MCLK0D	DSD. MCLK2D	DSD. MCLK3D
P1.9	U0C0. SCLKOUT		DSD. MCLK0	U1C1. DOUT0				DSD. MCLK0A			DSD. MCLK1C	DSD. MCLK2C	DSD. MCLK3C
P1.10	ETH0. MDC	U0C0. SCLKOUT	CCU81. OUT21								CCU41. IN2C		
P1.11		U0C0. SEL00	CCU81. OUT11		ETH0. MDO	ETH0. MDIC					CCU41. IN3C		
P1.12	ETH0. TX_EN	CAN. N1_TxD	CCU81. OUT01										
P1.13	ETH0. TXD0	U0C1. SEL03	CCU81. OUT20				CAN. N1_RXDC						
P1.14	ETH0. TXD1	U0C1. SEL02	CCU81. OUT10										
P1.15	SCU. EXTCLK	DSD. MCLK2	CCU81. OUT00	U1C0. DOUT0	DB. ETM_TRACEAD ATA3			DSD. MCLK2B		ERU1. 1A0			
P2.0	CAN. N0_TxD	CCU81. OUT21	DSD. CGPWMM	LEDTS0. COL1	ETH0. MDO	ETH0. MDIB			ERU0. 0B3		CCU40. IN1C		
P2.1		CCU81. OUT11	DSD. CGPWMP	LEDTS0. COL0	DB/TDO/ TRACESW0		ETH0. CLK_RMIIA			ERU1. 0B0	CCU40. IN0C		ETH0. CLKRXA
P2.2	VADC. EMUX00	CCU81. OUT01	CCU41. OUT3	LEDTS0. LINE1	LEDTS0. EXTENDED0	LEDTS0. TSIN0A	ETH0. RXDOA	U0C1. DX0A	ERU0. 1B2		CCU41. IN3A		
P2.3	VADC. EMUX01	U0C1. SEL00	CCU41. OUT2	LEDTS0. LINE1	LEDTS0. EXTENDED1	LEDTS0. TSIN1A	ETH0. RXD1A	U0C1. DX2A	ERU0. 1A2	POSIF1. IN2A	CCU41. IN2A		
P2.4	VADC. EMUX02	U0C1. SCLKOUT	CCU41. OUT1	LEDTS0. LINE2	LEDTS0. EXTENDED2	LEDTS0. TSIN2A	ETH0. RXERA	U0C1. DX1A	ERU0. 0B2	POSIF1. IN1A	CCU41. IN1A	HRPWM0. BL1A	
P2.5	ETH0. TX_EN	U0C1. DOUT0	CCU41. OUT0	LEDTS0. LINE3	LEDTS0. EXTENDED3	LEDTS0. TSIN3A	ETH0. RXDVA	U0C1. DX0B	ERU0. 0A2	POSIF1. IN0A	CCU41. IN0A	HRPWM0. BL2A	ETH0. CRS_DVA
P2.6			CCU80. OUT13	LEDTS0. COL3			DSD. DIN1B	CAN. N1_RXDA	ERU0. 1B3		CCU40. IN3C		
P2.7	ETH0. MDC	CAN. N1_TxD	CCU80. OUT03	LEDTS0. COL2			DSD. DIN0B			ERU1. 1B0	CCU40. IN2C		
P2.8	ETH0. TXD0		CCU80. OUT32	LEDTS0. LINE4	LEDTS0. EXTENDED4	LEDTS0. TSIN4A	DAC. TRIGGERS				CCU40. IN0B	CCU40. IN1B	CPU40. IN3B
P2.9	ETH0. TXD1		CCU80. OUT22	LEDTS0. LINE5	LEDTS0. EXTENDED5	LEDTS0. TSIN5A	DAC. TRIGGER4				CCU41. IN0B	CCU41. IN1B	CCU41. IN2B
P2.10	VADC. EMUX10												
P2.14	VADC. EMUX11	U1C0. DOUT0	CCU80. OUT21		DB. ETM_TRACEC LK			U1C0. DX0D			CCU43. IN0B	CCU43. IN1B	CCU43. IN2B
P2.15	VADC. EMUX12		CCU80. OUT11	LEDTS0. LINE6	LEDTS0. EXTENDED6	LEDTS0. TSIN6A	ETH0. COLA	U1C0. DX0C			CCU42. IN0B	CCU42. IN1B	CCU42. IN2B

Table 12 Port I/O Functions (cont'd)

Function	Output						Input						
	ALT1	ALT2	ALT3	ALT4	HWO0	HWI0	Input	Input	Input	Input	Input	Input	Input
P3.0		U0C1. SCLKOUT	CCU42. OUT0				U0C1. DX1B				CCU80. IN2C	CCU81. IN0C	
P3.1		U0C1. SEL00					U0C1. DX2B		ERU0. 0B1		CCU80. IN1C		
P3.2	USB. DRIVEVBUS	CAN. N0_RXD		LEDTS0. COLA					ERU0. 0A1		CCU80. IN0C		
P3.3		U1C1. SEL01	CCU42. OUT3					DSD. DIN3B			CCU42. IN3A	CCU80. IN2B	
P3.4		U1C1. SEL02	CCU42. OUT2	DSD. MCLK3				DSD. MCLK3B			CCU42. IN2A	CCU80. IN0B	
P3.5		U1C1. SEL03	CCU42. OUT1	U0C1. DOUT0					ERU0. 3B1		CCU42. IN1A		
P3.6		U1C1. SEL04	CCU42. OUT0	U0C1. SCLKOUT	DB. ETM_TRACED ATA0				ERU0. 3A1		CCU42. IN0A		
P4.0			DSD. MCLK1		DB. ETM_TRACED ATA1		U1C1. DX1C	DSD. MCLK1B	U0C1. DX0E				
P4.1		U1C1. MCLKOUT	DSD. MCLK0	U0C1. SEL00	DB. ETM_TRACED ATA2			DSD. MCLK0B			DSD. MCLK1D		
P5.0		DSD. CGPVMN	CCU81. OUT33					ETH0. RXD0D	U0C0. DX0D		CCU81. IN0A	CCU81. IN2A	CCU81. IN3A
P5.1	U0C0. DOUT0	DSD. CGPWMP	CCU81. OUT32					ETH0. RXD1D			CCU81. IN0B		
P5.2			CCU81. OUT23					ETH0. CRS_DVD			CCU81. IN1B		ETH0. RXDVD
P5.7			CCU81. OUT02	LEDTS0. COLA									
P14.0							VADC. G0CH0						
P14.1							VADC. G0CH1						
P14.2							VADC. G0CH2	VADC. G1CH2					
P14.3							VADC. G0CH3	VADC. G1CH3			CAN. N0_RXDB		
P14.4							VADC. G0CH4		VADC. G2CH0				
P14.5							VADC. G0CH5		VADC. G2CH1		POSIF0. IN2B		
P14.6							VADC. G0CH6				POSIF0. IN1B	G0ORC6	
P14.7							VADC. G0CH7				POSIF0. IN0B	G0ORC7	
P14.8					DAC OUT_0			VADC. G1CH0		VADC. G3CH2	ETH0. RXD0C		

3 Electrical Parameters

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the XMC4400 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with an two-letter abbreviation in column "Symbol":

- **CC**
Such parameters indicate **Controller Characteristics**, which are a distinctive feature of the XMC4400 and must be regarded for system design.
- **SR**
Such parameters indicate **System Requirements**, which must be provided by the application system in which the XMC4400 is designed in.

Electrical Parameters
3.2.2 Analog to Digital Converters (ADCx)

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 25 ADC Parameters (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Analog reference voltage ⁵⁾	$V_{\text{AREF SR}}$	$V_{\text{AGND}} + 1$	–	$V_{\text{DDA}} + 0.05^1)$	V	
Analog reference ground ⁵⁾	$V_{\text{AGND SR}}$	$V_{\text{SSM}} - 0.05$	–	$V_{\text{AREF}} - 1$	V	
Analog reference voltage range ²⁾⁵⁾	$V_{\text{AREF}} - V_{\text{AGND SR}}$	1	–	$V_{\text{DDA}} + 0.1$	V	
Analog input voltage	$V_{\text{AIN SR}}$	V_{AGND}	–	V_{DDA}	V	
Input leakage at analog inputs ³⁾	$I_{\text{OZ1 CC}}$	-100	–	200	nA	$0.03 \times V_{\text{DDA}} < V_{\text{AIN}} < 0.97 \times V_{\text{DDA}}$
		-500	–	100	nA	$0 \text{ V} \leq V_{\text{AIN}} \leq 0.03 \times V_{\text{DDA}}$
		-100	–	500	nA	$0.97 \times V_{\text{DDA}} \leq V_{\text{AIN}} \leq V_{\text{DDA}}$
Input leakage current at VAREF	$I_{\text{OZ2 CC}}$	-1	–	1	μA	$0 \text{ V} \leq V_{\text{AREF}} \leq V_{\text{DDA}}$
Input leakage current at VAGND	$I_{\text{OZ3 CC}}$	-1	–	1	μA	$0 \text{ V} \leq V_{\text{AGND}} \leq V_{\text{DDA}}$
Internal ADC clock	$f_{\text{ADCI CC}}$	2	–	30	MHz	$V_{\text{DDA}} = 3.3 \text{ V}$
Switched capacitance at the analog voltage inputs ⁴⁾	$C_{\text{AINSW CC}}$	–	4	6.5	pF	
Total capacitance of an analog input	$C_{\text{AIINTOT CC}}$	–	12	20	pF	
Switched capacitance at the positive reference voltage input ⁵⁾⁶⁾	$C_{\text{AREFSW CC}}$	–	15	30	pF	
Total capacitance of the voltage reference inputs ⁵⁾	$C_{\text{AREFTOT CC}}$	–	20	40	pF	

Electrical Parameters
Table 27 DAC Parameters (Operating Conditions apply) (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Offset error	ED_{OFF} CC		± 20		mV	
Gain error	ED_{G_IN} CC	-5	0	5	%	
Startup time	$t_{STARTUP}$ CC	-	15	30	μs	time from output enabling till code valid ± 16 LSB
3dB Bandwidth of Output Buffer	f_{C1} CC	2.5	5	-	MHz	verified by design
Output sourcing current	I_{OUT_SOURCE} CC	-	-30	-	mA	
Output sinking current	I_{OUT_SINK} CC	-	0.6	-	mA	
Output resistance	R_{OUT} CC	-	50	-	Ohm	
Load resistance	R_L SR	5	-	-	kOhm	
Load capacitance	C_L SR	-	-	50	pF	
Signal-to-Noise Ratio	SNR CC	-	70	-	dB	examination bandwidth < 25 kHz
Total Harmonic Distortion	THD CC	-	70	-	dB	examination bandwidth < 25 kHz
Power Supply Rejection Ratio	PSRR CC	-	56	-	dB	to V_{DDA} verified by design

1) According to best straight line method.

Conversion Calculation


Unsigned:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT_MIN}) / (V_{OUT_MAX} - V_{OUT_MIN})$$

Signed:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT_MIN}) / (V_{OUT_MAX} - V_{OUT_MIN}) - 2048$$

Electrical Parameters


Figure 15 DAC Conversion Examples

Electrical Parameters

3.2.4 Out-of-Range Comparator (ORC)

The Out-of-Range Comparator (ORC) triggers on analog input voltages (V_{AIN}) above the analog reference¹⁾ (V_{AREF}) on selected input pins (GxORC_y) and generates a service request trigger (GxORCOUT_y).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The parameters in **Table 28** apply for the maximum reference voltage $V_{AREF} = V_{DDA} + 50 \text{ mV}$.

Table 28 ORC Parameters (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DC Switching Level	V_{ODC} CC	100	125	200	mV	$V_{AIN} \geq V_{AREF} + V_{ODC}$
Hysteresis	V_{OHYS} CC	50	–	V_{ODC}	mV	
Detection Delay of a persistent Overvoltage	t_{ODD} CC	55	–	450	ns	$V_{AIN} \geq V_{AREF} + 200 \text{ mV}$
		45	–	105	ns	$V_{AIN} \geq V_{AREF} + 400 \text{ mV}$
Always detected Overvoltage Pulse	t_{OPDD} CC	440	–	–	ns	$V_{AIN} \geq V_{AREF} + 200 \text{ mV}$
		90	–	–	ns	$V_{AIN} \geq V_{AREF} + 400 \text{ mV}$
Never detected Overvoltage Pulse	t_{OPDN} CC	–	–	49	ns	$V_{AIN} \geq V_{AREF} + 200 \text{ mV}$
		–	–	30	ns	$V_{AIN} \geq V_{AREF} + 400 \text{ mV}$
Release Delay	t_{ORD} CC	65	–	105	ns	$V_{AIN} \leq V_{AREF}$
Enable Delay	t_{OED} CC	–	100	200	ns	

1) Always the standard VADC reference, alternate references do not apply to the ORC.

Electrical Parameters

- 2) The INL error increases for DAC output voltages below this limit.




Figure 18 CSG DAC INL and DNL example




Figure 19 Input operation current

Electrical Parameters

3.2.8 USB OTG Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 35 USB OTG VBUS and ID Parameters (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
VBUS input voltage range	V_{IN} CC	0.0	–	5.25	V	
A-device VBUS valid threshold	V_{B1} CC	4.4	–	–	V	
A-device session valid threshold	V_{B2} CC	0.8	–	2.0	V	
B-device session valid threshold	V_{B3} CC	0.8	–	4.0	V	
B-device session end threshold	V_{B4} CC	0.2	–	0.8	V	
VBUS input resistance to ground	R_{VBUS_IN} CC	40	–	100	kOhm	
B-device VBUS pull-up resistor	R_{VBUS_PU} CC	281	–	–	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull-down resistor	R_{VBUS_PD} CC	656	–	–	Ohm	
USB.ID pull-up resistor	R_{UID_PU} CC	14	–	25	kOhm	
VBUS input current	I_{VBUS_IN} CC	–	–	150	µA	$0 \text{ V} \leq V_{IN} \leq 5.25 \text{ V}$: $T_{AVG} = 1 \text{ ms}$

3.2.11 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 41 Flash Memory Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Erase Time per 256 Kbyte Sector	t_{ERP} CC	–	5	5.5	s	
Erase Time per 64 Kbyte Sector	t_{ERP} CC	–	1.2	1.4	s	
Erase Time per 16 Kbyte Logical Sector	t_{ERP} CC	–	0.3	0.4	s	
Program time per page ¹⁾	t_{PRP} CC	–	5.5	11	ms	
Erase suspend delay	t_{FL_ErSusp} CC	–	–	15	ms	
Wait time after margin change	t_{FL_Margin} Del CC	10	–	–	μs	
Wake-up time	t_{WU} CC	–	–	270	μs	
Read access time	t_a CC	20	–	–	ns	For operation with $1/f_{CPU} < t_a$ wait states must be configured ²⁾
Data Retention Time, Physical Sector ³⁾⁴⁾	t_{RET} CC	20	–	–	years	Max. 1000 erase/program cycles
Data Retention Time, Logical Sector ³⁾⁴⁾	t_{RETL} CC	20	–	–	years	Max. 100 erase/program cycles

Electrical Parameters

3.3.2 Power-Up and Supply Monitoring

PORST is always asserted when V_{DDP} and/or V_{DDC} violate the respective thresholds.

Note: These parameters are not subject to production test, but verified by design and/or characterization.




Figure 26 **PORST** Circuit

Table 42 **Supply Monitoring Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Digital supply voltage reset threshold	$V_{POR\ CC}$	2.79 ¹⁾	–	3.05 ²⁾	V	³⁾
Core supply voltage reset threshold	$V_{PV\ CC}$	–	–	1.17	V	
V_{DDP} voltage to ensure defined pad states	$V_{DDPPA\ CC}$	–	1.0	–	V	
PORST rise time	$t_{PR\ SR}$	–	–	2	μs	
Startup time from power-on reset with code execution from Flash	$t_{SSW\ CC}$	–	2.5	3.5	ms	Time to the first user code instruction
V_{DDC} ramp up time	$t_{VCR\ CC}$	–	550	–	μs	Ramp up after power-on or after a reset triggered by a violation of V_{POR} or V_{PV}

1) Minimum threshold for reset assertion.

Electrical Parameters
Table 43 Power Sequencing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Positive Load Step Current	ΔI_{PLS} SR	-	-	50	mA	Load increase on V_{DDP} $\Delta t \leq 10$ ns
Negative Load Step Current	ΔI_{NLS} SR	-	-	150	mA	Load decrease on V_{DDP} $\Delta t \leq 10$ ns
V_{DDC} Voltage Over-/Undershoot from Load Step	ΔV_{LS} CC	-	-	± 100	mV	For maximum positive or negative load step
Positive Load Step Settling Time	t_{PLSS} SR	50	-	-	μs	
Negative Load Step Settling Time	t_{NLSS} SR	100	-	-	μs	
External Buffer Capacitor on V_{DDC}	C_{EXT} SR	3	4.7	6	μF	In addition $C = 100$ nF capacitor on each V_{DDC} pin

Positive Load Step Examples

System assumptions:

$f_{CPU} = f_{SYS}$, target frequency $f_{CPU} = 120$ MHz, main PLL $f_{VCO} = 480$ MHz, stepping done by K2 divider, t_{PLSS} between individual steps:

24 MHz - 48 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 10 - 7 - 5 - 4)

24 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 7 - 5 - 4)

24 MHz - 68 MHz - 120 MHz (K2 steps 20 - 7 - 4)

Electrical Parameters

3.3.6 JTAG Interface Timing

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test, but verified by design and/or characterization.



Note: Operating conditions apply.

Table 47 JTAG Interface Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
TCK clock period	t_1	SR	25	—	—	ns
TCK high time	t_2	SR	10	—	—	ns
TCK low time	t_3	SR	10	—	—	ns
TCK clock rise time	t_4	SR	—	—	4	ns
TCK clock fall time	t_5	SR	—	—	4	ns
TDI/TMS setup to TCK rising edge	t_6	SR	6	—	—	ns
TDI/TMS hold after TCK rising edge	t_7	SR	6	—	—	ns
TDO valid after TCK falling edge ¹⁾ (propagation delay)	t_8	CC	—	—	13	ns $C_L = 50 \text{ pF}$
			3	—	—	ns $C_L = 20 \text{ pF}$
TDO hold after TCK falling edge ¹⁾	t_{18}	CC	2	—	—	ns
TDO high imped. to valid from TCK falling edge ^{1,2)}	t_9	CC	—	—	14	ns $C_L = 50 \text{ pF}$
TDO valid to high imped. from TCK falling edge ¹⁾	t_{10}	CC	—	—	13.5	ns $C_L = 50 \text{ pF}$

1) The falling edge on TCK is used to generate the TDO timing.

2) The setup time for TDO is given implicitly by the TCK cycle time.

Electrical Parameters
Master Mode Timing

Slave Mode Timing


Transmit Edge: with this clock edge transmit data is shifted to transmit data output

Receive Edge: with this clock edge receive data at receive data input is latched

Drawn for BRGH.SCLKCFG = 00_B. Also valid for SCLKCFG = 01_B with inverted SCLKOUT signal


USIC_SSC_TMGX.VSD

Figure 34 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.

Table 62 Differences PG-LQFP-64-19 to PG-TQFP-64-19

Change	PG-LQFP-64-19	PG-TQFP-64-19
Thermal Resistance Junction Ambient ($R_{\Theta JA}$)	30.0 K/W	22.5 K/W
Package thickness	$1.4^{+0.05}$ mm	$1.0^{+0.05}$ mm
	1.6 mm MAX	1.2 mm MAX
Lead Width	$0.22^{+0.05}$ mm	$0.2^{+0.07}_{-0.03}$ mm
Lead Thickness	$0.15^{+0.05}_{-0.06}$ mm	$0.127^{+0.07}_{-0.04}$ mm
Exposed Die Pad outer dimensions	5.8 mm × 5.8 mm	5.7 mm × 5.7 mm
Exposed Die Pad U-Groove inner dimensions	n.a.	4.9 mm × 4.9 mm


Figure 44 PG-LQFP-64-19 (Plastic Green Low Profile Quad Flat Package)