

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Not For New Designs
Core Processor	H8S/2600
Core Size	16-Bit
Speed	33MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SCI, SSU, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	83
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x10b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r4f24249nvfpv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### (2) 16-Bit Access Space

Figure 6.9 illustrates data alignment control for the 16-bit access space. With the 16-bit access space, the upper data bus (D15 to D8) and lower data bus (D7 to D0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word, and a longword access is executed as two word accesses.

In byte access, whether the upper or lower data bus is used is determined by whether the address is even or odd. The upper data bus is used for an even address, and the lower data bus for an odd address.



Figure 6.9 Access Sizes and Data Alignment Control (16-Bit Access Space)

### (3) Read after Write

If an external read occurs after an external write while the ICIS2 bit is set to 1 in BCR, an idle cycle is inserted at the start of the read cycle.

Figure 6.79 shows an example of the operation in this case. In this example, bus cycle A is a CPU write cycle and bus cycle B is a read cycle from an external device. In (a), an idle cycle is not inserted, and a collision occurs in bus cycle B between the CPU write data and read data from an external device. In (b), an idle cycle is inserted, and a data collision is prevented.



Figure 6.79 Example of Idle Cycle Operation (Read after Write)



Figure 6.97 shows the timing for transition to the bus released state with the synchronous DRAM interface.

Figure 6.97 Bus Release State Transition Timing when Synchronous DRAM Interface

Note: The synchronous DRAM interface is not supported by the H8S/2426 Group and H8S/2424 Group.

Figure 7.11 illustrates operation in normal mode.



Figure 7.11 Operation in Normal Mode

RENESAS



Figure 9.4 Correspondence between DTC Vector Address and Register Information

Origin of Activation Source	Activation Source	Vector Number	DTC Vector Address	DTCE*1	Priority
Software	Write to DTVECR	DTVECR	H'0400 + (DTVECR[7:0] × 2)	—	High
External pin	IRQ0	16	H'0420	DTCEA7	-
	IRQ1	17	H'0422	DTCEA6	-
	IRQ2	18	H'0424	DTCEA5	-
	IRQ3	19	H'0426	DTCEA4	-
	IRQ4	20	H'0428	DTCEA3	-
	IRQ5	21	H'042A	DTCEA2	-
	IRQ6	22	H'042C	DTCEA1	-
	IRQ7	23	H'042E	DTCEA0	-
	IRQ8* <sup>2</sup>	24	H'0430	DTCEB7	-
	IRQ9* <sup>2</sup>	25	H'0432	DTCEB6	-
	IRQ10* <sup>2</sup>	26	H'0434	DTCEB5	-
	IRQ11* <sup>2</sup>	17	H'0436	DTCEB4	-
	IRQ12* <sup>2</sup>	18	H'0438	DTCEB3	-
	IRQ13* <sup>2</sup>	19	H'043A	DTCEB2	-
	IRQ14* <sup>2</sup>	30	H'043C	DTCEB1	-
	IRQ15* <sup>2</sup>	31	H'043E	DTCEB0	-
A/D_0	ADI0	38	H'044C	DTCEC6	Low

 Table 9.2
 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs



Figure 9.11 DTC Operation Timing (Example of Block Transfer Mode, with Block Size of 2)



Figure 9.12 DTC Operation Timing (Example of Chain Transfer)

# 9.6 **Procedures for Using DTC**

### 9.6.1 Activation by Interrupt

The procedure for using the DTC with interrupt activation is as follows:

- 1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
- 5. After the end of one data transfer, or after the specified number of data transfers have ended, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

### 9.6.2 Activation by Software

The procedure for using the DTC with software activation is as follows:

- 1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-chip RAM.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Check that the SWDTE bit is 0.
- 4. Write 1 to SWDTE bit and the vector number to DTVECR.
- 5. Check the vector number written to DTVECR.
- 6. After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have ended, the SWDTE bit is held at 1 and a CPU interrupt is requested.

					Mode 3, 7		Schmitt-	Input Pull-	Open Drain	
Port	Description	Mode 1	Mode 2	Mode 4	EXPE = 1	EXPE = 0	triggered input Pin* <sup>3</sup>	up MOS Capability	Output Capability	5-V Tolerance* <sup>2</sup>
Port F	General I/O port also functioning	PF7/ø		•	•	PF7/ø	_	_	_	—
as interrupt inputs, bus control signal I/Os, SSLU/Os, and		PF6/AS/AH				PF6			All output pin functions other than AS and AH	
	A/D converter inputs	RD				PF5			All output pin functions other than RD	
		HWR				PF4			All output pin functions other than HWR	
		PF3/LWR/	SSO0-C			PF3/SSO0-C			All output pin functions other than LWR	
		PF2/LCAS	Ĩ*²/DQML*¹	/IRQ15-A/S	SIO-C	PF2/IRQ15-A/ SSI0-C	IRQ15-A		All output pin functions other than LCAS* <sup>2</sup> and DQML* <sup>1</sup>	
		PF1/UCAS*2/DQMU*1/IRQ14-A/SSCK0-C			PF1/IRQ14-A/ SSCK0-C	IRQ14-A	All output pin functions other than UCAS* <sup>2</sup> and DQMU* <sup>1</sup>	All output pin functions other than UCAS* <sup>2</sup> and DQMU* <sup>1</sup>		
		PF0/WAIT	-A/ADTRG	0-B/SCS0-(	5	PF0/ ADTRG0-B/ SCS0-C	_		All output pin functions	

# 10.5 Port 5

Port 5 is a 4-bit I/O port. Port 5 has the following registers. For the port function control registers, refer to section 10.18, Port Function Control Registers.

- Port 5 data direction register (P5DDR)
- Port 5 data register (P5DR)
- Port 5 register (PORT5)
- Port 5 open drain control register (P5ODR)
- Port function control register 4 (PFCR4)

### 10.5.1 Port 5 Data Direction Register (P5DDR)

The individual bits of P5DDR specify input or output for the pins of port 5. P5DDR cannot be read; if it is, an undefined value will be read.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	_	Reserved
3	P53DDR	0	W	When a pin function is specified as a general
2	P52DDR	0	W	purpose I/O, setting this bit to 1 makes the corresponding pin an output port, while clearing this.
1	P51DDR	0	W	bit to 0 makes the corresponding pin an input port.
0	P50DDR	0	W	

### 10.5.2 Port 5 Data Register (P5DR)

P5DR stores output data for the port 5 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	_	Reserved
				These bits are always read as 0 and cannot be modified.
3	P53DR	0	R/W	Output data for a pin is stored when the pin function
2	P52DR	0	R/W	is specified as a general purpose I/O.
1	P51DR	0	R/W	-
0	P50DR	0	R/W	-

### • PB1/A9/TIOCB6

The pin function is switched as shown below according to the combination of the operating mode, bit EXPE, TPU channel 6 settings (by bits MD3 to MD0 in TMDR\_6, bits IOB3 to IOB0 in TIORH\_6, and bits CCLR2 to CCLR0 in TCR\_6), and bit PB1DDR.

Operating mode	1, 2	4 3, 7 (E	EXPE = 1)	3	8, 7 (EXPE = 0	)
TPU channel 6 settings	_	_	_	(1) in table below	(2) in tab	le below
PB1DDR	—	0	1	—	0	1
Pin function	A9 output	PB1 input A9 output		TIOCB6	PB1 input	PB1 output
				output	TIOCB	6 input*

TPU channel 6 settings	(2)	(1)	(2)	(2)	(1)	(2)
MD3 to MD0	B'0	000	B'0010		B'0011	
IOB3 to IOB0	B'0000, B'0100, B'1xxx	B'0001 to B'0011, B'0101 to B'0111	_	B'xx00 Other than B'xx00		
CCLR2 to CCLR0	_	—	—	—	Other than B'010	B'010
Output function		Output compare output			PWM mode 2 output	

[Legend]

x: Don't care

Note: \* TIOCB6 input when MD3 to MD0 = B'0000 and IOB3 to IOB0 = B'10xx.

## (2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin. After a match between TCNT and TGR, the compare match signal is not generated until the (TIOC pin) TCNT input clock is generated.

Figure 11.33 shows output compare output timing.



Figure 11.33 Output Compare Output Timing



# 12.4.6 Example of Non-Overlapping Pulse Output (Example of Four-Phase Complementary Non-Overlapping Output)

Figure 12.9 shows an example in which pulse output is used for four-phase complementary non-overlapping pulse output.



Figure 12.9 Non-Overlapping Pulse Output Example (Four-Phase Complementary)

# Section 13 8-Bit Timers (TMR)

This LSI has an on-chip 8-bit timer module with two channels operating on the basis of an 8-bit counter. The 8-bit timer module can be used to count external events and be used as a multifunction timer in a variety of applications, such as generation of counter reset, interrupt requests, and pulse output with an arbitrary duty cycle using a compare-match signal with two registers.

# 13.1 Features

- Selection of seven clock sources
   The counters can be driven by one of six internal clock signals (φ/2, φ/8, φ/32, φ/64, φ/1024, or φ/8192) or an external clock input
- Selection of three ways to clear the counters The counters can be cleared on compare match A or B, or by an external reset signal (rising edge, rising and falling edges, falling edge, low level, or high level)
- Timer output control by a combination of two compare match signals The timer output signal in each channel is controlled by a combination of two independent compare match signals, enabling the timer to generate output waveforms with an arbitrary duty cycle or PWM output
- Provision for cascading of two channels (TMR\_0 and TMR\_1)
   Operation as a 16-bit timer is possible, using TMR\_0 for the upper 8 bits and TMR\_1 for the lower 8 bits (16-bit count mode)

 $TMR_1$  can be used to count  $TMR_0$  compare matches (compare match count mode)

- Three independent interrupts Compare match A and B and overflow interrupts can be requested independently
- A/D converter conversion start trigger can be generated

- Receive shift register\_3 (RSR\_3)
- Transmit shift register\_3 (TSR\_3)
- Receive data register\_3 (RDR\_3)
- Transmit data register\_3 (TDR\_3)
- Serial mode register\_3 (SMR\_3)
- Serial control register\_3 (SCR\_3)
- Serial status register\_3 (SSR\_3)
- Smart card mode register\_3 (SCMR\_3)
- Bit rate register\_3 (BRR\_3)
- Receive shift register\_4 (RSR\_4)
- Transmit shift register\_4 (TSR\_4)
- Receive data register\_4 (RDR\_4)
- Transmit data register\_4 (TDR\_4)
- Serial mode register\_4 (SMR\_4)
- Serial control register\_4 (SCR\_4)
- Serial status register\_4 (SSR\_4)
- Smart card mode register\_4 (SCMR\_4)
- Bit rate register\_4 (BRR\_4)

### 15.3.1 Receive Shift Register (RSR)

RSR is a shift register used to receive serial data that is input to the RxD pin and convert it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

# 15.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR where it is stored. After this, RSR is receive-enabled. Since RSR and RDR function as a double buffer in this way, enables continuous receive operations to be performed. After confirming that the RDRF bit in SSR is set to 1, read RDR for only once. RDR cannot be written to by the CPU.

# 17.7 Usage Notes

## 17.7.1 Module Stop Function Setting

Operation of the A/D converter can be disabled or enabled using the module stop control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing the module stop state. Set the CKS1 and CKS2 bits to 1 to set ADCLK to  $\phi$ , and clear the ADST, TRGS1, TRGS0, and EXTRGS bits all to 0 to disable A/D conversion when entering module stop state after operation of the A/D converter. After that, set the module stop control register after executing a dummy read by one word. For details, see section 23, Power-Down Modes.

### 17.7.2 A/D Input Hold Function in Software Standby Mode

When this LSI enters software standby mode with A/D conversion enabled, the analog inputs are retained, and the analog power supply current is equal to as during A/D conversion. If the analog power supply current needs to be reduced in software standby mode, set the CKS1 and CKS2 bits to 1 to set ADCLK to  $\phi$ , and clear the ADST, TRGS1, TRGS0, and EXTRGS bits all to 0 to disable A/D conversion. After that, enter software standby mode after executing a dummy read by one word.

### 17.7.3 Restarting the A/D Converter

When the ADST bit has been cleared to 0, A/D converter stops in synchronization with the ADCLK and then enters the standby sate. After the ADST bit has been cleared, the converter may not actually make the transition to the standby state for up to 10 cycles ( $\phi$ ), so do not change the channels of the ADCLK, motion mode, or analog input at this time.

When restarting the A/D converter right after the ADST bit has been cleared to 0, read the 16 bytes from ADDRA to ADDRH and then start the A/D converter by setting the ADST bit to 1. If the converter is in single mode or one-cycle scan mode, however, the ADST bit can be set to 1 by clearing the ADF bit to 0 after confirming that the ADF bit had been set to 1 on completion of the previous round of conversion.

# **19.4.6 SCS** Pin Control and Conflict Error

When bits CSS1 and CSS0 in SSCRH are specified to B'10 and the SSUMS bit in SSCRL is cleared to 0, the  $\overline{SCS}$  pin functions as an input (Hi-Z) to detect conflict error. The conflict detection period is from setting the MSS bit in SSCRH to 1 to starting serial transfer and after transfer ends. When a low level signal is input to the  $\overline{SCS}$  pin within the period, a conflict error occurs. At this time, the CE bit in SSSR is set to 1 and the MSS bit is cleared to 0.

Note: While the CE bit is set to 1, transmission or reception is not resumed. Clear the CE bit to 0 before resuming the transmission or reception.



Figure 19.10 Conflict Error Detection Timing (Before Transfer)



Figure 19.11 Conflict Error Detection Timing (After Transfer End)

### 21.3.2 EW0 Mode

Setting the FMCMDEN bit in FLMCR1 to 1 shifts the flash memory into the user programming mode, in which commands can be accepted. Figure 21.2 shows how to set and clear the EW0 mode.

Programming and erasure are controlled through software commands. The flash memory state after programming or erasure can be checked through FLMSTR or the status register.



Figure 21.2 Setting and Clearing EW0 Mode

# 21.5 Status Register

The status register indicates the state of flash memory operation and whether erasure or programming has ended successfully or with an error. The status register contents can be read through the FMRDY, FMPRSF, and FMERSF bits in FLMSTR.

Table 21.6 shows the status register.

In the EW0 mode, the status register can be read with the following timing.

- When a read status register command is issued and then an even address in the user ROM or data flash is read
- When a program command, a block erase command, or a block blank check command is issued and then an even address in the user ROM or data flash is read before a read array command is issued

Bits in Status	Bits in		Sta	Value after	
Register	FMLSTR	Status Name	0	1	Reset
SR0 (D0)	_	Reserved		_	_
SR1 (D1)	_	Reserved	_	_	_
SR2 (D2)	_	Reserved	_	_	_
SR3 (D3)	_	Reserved		_	_
SR4 (D4)	FMPRSF	Programming status	Completed successfully	Ended with error	0
SR5 (D5)	FMERSF	Erase status	Completed successfully	Ended with error	0
SR6 (D6)	_	Reserved		_	
SR7 (D7)	FMRDY	Sequencer status	Busy	Ready	1

#### Table 21.6 Status Register

[Legend]

SR0 to SR7: Status register data

D0 to D7: Data bus from which the bit is read when a read status register command is issued.

Note: The FMERSF (SR5) and FMPRSF (SR4) bits are cleared to 0 by a clear status register command.

When the FMERSF (SR5) or FMPRSF (SR4) bit is 1, the program, block erase, and block blank check commands are not accepted.

- 3. The values are for  $V_{_{RAM}} \leq V_{_{CC}} < 3.0 \text{ V}$ ,  $V_{_{H}}$ min =  $V_{_{CC}} \times 0.9$ , and  $V_{_{IL}}$ max = 0.3 V.
- 4.  $I_{cc}$  depends on  $V_{cc}$  and f as follows:  $I_{cc}max = 5.2 \text{ (mA)} + 1.66 \text{ (mA/(MHz))} \times \text{f (normal operation)}$  $I_{cc}max = 2.6 \text{ (mA)} + 1.28 \text{ (mA/(MHz))} \times \text{f (sleep mode)}$
- 5. Applied when  $\overline{\text{RES}}$  is low at power-on.

### Table 25.17 Permissible Output Currents

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}*$ 

Item		Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (per pin)	All output pins except the I <sup>2</sup> C pins	I <sub>ol</sub>	_	—	4.0	mA
	I <sup>2</sup> C output pins	I <sub>ol</sub>	_	_	8.0	mA
Permissible output low current (total)	Total of all output pins	$\Sigma I_{OL}$	—	—	80	mA
Permissible output high current (per pin)	All output pins	–I <sub>он</sub>	_	—	2.0	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{_{OH}}$	—		40	mA

Caution: To protect the LSI's reliability, do not exceed the output current values in table 25.29.

Note: \* When the A/D and D/A converters are not used, do not leave the  $AV_{cc}$ ,  $V_{ref}$ , and  $AV_{ss}$  pins open. Connect the  $AV_{cc}$  and  $V_{ref}$  pins to  $V_{cc}$ , and the  $AV_{ss}$  pin to  $V_{ss}$ .

Port Name Pin Name	MCU Operating Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus Release State	Program Execution State Sleep Mode
PF0/WAIT-A/ OE-A* <sup>1</sup>	1, 2, 3, 4, 7	Т	Т	[ <del>WAIT-A</del> input] T	[WAIT-A input] T	[WAIT-A input] WAIT-A
				[OE-A output] T	[ <del>OE-A</del> output, OPE = 0] T	$\overline{[OE-A}$ output, OPE = 0] $\overline{OE-A}$
				OPE = 1] H	[Other than the above]	[Other than the above]
				[Other than the above] Keep	кеер	ι/Ο ροπ
PG6/BREQ-A	1, 2, 3, 4, 7	Т	Т	[BREQ-A input] T	[BREQ-A input] BREQ-A	[BREQ-A input] BREQ-A
				[Other than the above] Keep	[Other than the above] Keep	[Other than the above] I/O port
PG5/BACK-A	1, 2, 3, 4, 7	Т	Т	[BACK-A output] BACK-A	[BACK-A output] BACK-A	[BACK-A output] BACK-A
				[Other than the above] Keep	[Other than the above] Keep	[Other than the above] I/O port
PG4/ BREQO-A/ CS4	1, 2, 3, 4, 7	Т	Т	[BREQO-A output] BREQO-A	[BREQO-A output] BREQO-A	[BREQO-A output] BREQO-A
				$[\overline{CS4} \text{ output}, OPE = 0]$	[ <del>CS4</del> output] T	$[\overline{CS4} \text{ output}]$ $\overline{CS4}$
				T [ <del>CS4</del> output, OPE = 1] H	[Other than the above] Keep	[Other than the above] I/O port
				[Other than the above] Keep		