

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Not For New Designs |
|----------------------------|--|
| Core Processor | H8S/2600 |
| Core Size | 16-Bit |
| Speed | 33MHz |
| Connectivity | EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 96 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 48K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 10x10b; D/A 2x8b |
| Oscillator Type | External |
| Operating Temperature | -20°C ~ 75°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-LFQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r4f24268nvfqv |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | 11.4.6 Phase Counting Mode | 771 |
|-------|--|-------|
| 11.5 | Interrupt Sources | 779 |
| 11.6 | DTC Activation | 783 |
| 11.7 | DMAC Activation | 783 |
| 11.8 | A/D Converter Activation | 783 |
| 11.9 | Operation Timing | 784 |
| | 11.9.1 Input/Output Timing | 784 |
| | 11.9.2 Interrupt Signal Timing | 789 |
| 11.10 | Usage Notes | 793 |
| | 11.10.1 Module Stop Function Setting | 793 |
| | 11.10.2 Input Clock Restrictions | 793 |
| | 11.10.3 Caution on Cycle Setting | 794 |
| | 11.10.4 Contention between TCNT Write and Clear Operations | 794 |
| | 11.10.5 Contention between TCNT Write and Increment Operations | 795 |
| | 11.10.6 Contention between TGR Write and Compare Match | 796 |
| | 11.10.7 Contention between Buffer Register Write and Compare Match | 797 |
| | 11.10.8 Contention between TGR Read and Input Capture | 798 |
| | 11.10.9 Contention between TGR Write and Input Capture | 799 |
| | 11.10.10 Contention between Buffer Register Write and Input Capture | 800 |
| | 11.10.11 Contention between Overflow/Underflow and Counter Clearing | 801 |
| | 11.10.12 Contention between TCNT Write and Overflow/Underflow | 802 |
| | 11.10.13 Multiplexing of I/O Pins | 802 |
| | 11.10.14 Interrupts and Module Stop Mode | 802 |
| Secti | on 12 Programmable Pulse Generator (PPG) | . 803 |
| 12.1 | Features | 803 |
| 12.2 | Input/Output Pins | 805 |
| 12.3 | Register Descriptions | 806 |
| | 12.3.1 Next Data Enable Registers H, L (NDERH, NDERL) | 807 |
| | 12.3.2 Output Data Registers H, L (PODRH, PODRL) | 808 |
| | 12.3.3 Next Data Registers H, L (NDRH, NDRL) | 809 |
| | 12.3.4 PPG Output Control Register (PCR) | 812 |
| | 12.3.5 PPG Output Mode Register (PMR) | 813 |
| 12.4 | Operation | 815 |
| | 12.4.1 Output Timing | 816 |
| | 12.4.2 Sample Setup Procedure for Normal Pulse Output | 817 |
| | 12.4.3 Example of Normal Pulse Output (Example of Five-Phase Pulse Output) | 818 |
| | 12.4.4 Non-Overlapping Pulse Output. | 819 |
| | 12.4.5 Sample Setup Procedure for Non-Overlapping Pulse Output | 821 |
| | | |



Figure 2.8 Stack

2.4.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0.)

2.4.3 Extended Register (EXR)

EXR is an 8-bit register that can be manipulated by the LDC, STC, ANDC, ORC, and XORC instructions. When these instructions except for the STC instruction is executed, all interrupts including NMI will be masked for three states after execution is completed.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7 | Т | 0 | R/W | Trace Bit |
| | | | | When this bit is set to 1, a trace exception is started each time an instruction is executed. When this bit is cleared to 0, instructions are executed in sequence. |
| 6 to 3 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| 2 | 12 | 1 | R/W | These bits designate the interrupt mask level (0 |
| 1 | 11 | 1 | R/W | to 7). For details, refer to section 5, Interrupt |
| 0 | 10 | 1 | R/W | |

(5) Idle Cycle in Case of DRAM Space Access after Normal Space Access

In a DRAM space access following a normal space access, the settings of bits ICIS2, ICIS1, ICIS0, and IDLC in BCR are valid. However, in the case of consecutive reads in different areas, for example, if the second read is a full access to DRAM space, only a T_p cycle is inserted, and a T_i cycle is not. The timing in this case is shown in figure 6.81.

Note: The DRAM interface is not supported by the 5-V version.



Figure 6.81 Example of DRAM Full Access after External Read (CAST = 0)

In burst access in RAS down mode, the settings of bits ICIS2, ICIS1, ICIS0, and IDLC are valid and an idle cycle is inserted. The timing in this case is illustrated in figures 6.82 and 6.83.

Table 7.4 DMAC Transfer Modes

| Transfer Mode | | Transfer Source | Remarks | | |
|--------------------------|--|--|---|--|--|
| short address mode | Dual address mode 1-byte or 1-word transfer for a single transfer request Specify source and destination addresses to transfer data in two bus cycles. (1) Sequential mode Memory address incremented or decremented by 1 or 2 Number of transfers: 1 to 65,536 (2) Idle mode Memory address fixed Number of transfers: 1 to 65,536 (3) Repeat mode Memory address incremented or decremented or decremented or decremented or continues transfer after sending number of transfers (1 to 256) and restoring the initial value | TPU channel 0 to 5 compare match/input capture A interrupt SCI transmit data empty interrupt SCI receive data full interrupt A/D converter conversion end interrupt External request | Up to 4 channels can operate independently External request applies to channel B only Single address mode applies to channel B only | | |
| | Single address mode 1-byte or 1-word transfer for a single transfer request 1-bus cycle transfer by means of DACK pin instead of using address for specifying I/O Sequential mode, idle mode, or repeat mode can be specified | • External request | | | |

ETCRAL is decremented by 1 each time a byte or word transfer is performed. In response to a single transfer request, burst transfer is performed until the value in ETCRAL reaches H'00. ETCRAL is then loaded with the value in ETCRAH. At this time, the value in the MAR register for which a block designation has been given by the BLKDIR bit in DMACRA is restored in accordance with the DTSZ, SAID/DAID, and SAIDE/DAIDE bits in DMACR.

ETCRB is decremented by 1 after every block transfer, and when the count reaches H'0000 the DTE bit in DMABCRL is cleared and transfer ends. If the DTIE bit in DMABCRL is set to 1 at this point, an interrupt request is sent to the CPU or DTC.



8.4.6 Repeat Area Function

The EXDMAC has a function for designating a repeat area for source addresses and/or destination addresses. When a repeat area is designated, the address register values repeat within the range specified as the repeat area. Normally, when a ring buffer is involved in a transfer, an operation is required to restore the address register value to the buffer start address each time the address register value is the last address in the buffer (i.e. when ring buffer address overflow occurs), but if the repeat area function is used, the operation that restores the address register value to the buffer start address is performed automatically within the EXDMAC.

The repeat area function can be set independently for the source address register and the destination address register.

The source address repeat area is specified by bits SARA4 to SARA0 in EDACR, and the destination address repeat area by bits DARA4 to DARA0 in EDACR. The size of each repeat area can be specified independently.

When the address register value is the last address in the repeat area and repeat area overflow occurs, DMA transfer can be temporarily halted and an interrupt request sent to the CPU. If the SARIE bit in EDACR is set to 1, when the source address register overflows the repeat area, the IRF bit is set to 1 and the EDA bit cleared to 0 in EDMDR, and transfer is terminated. If EDIE = 1 in EDMDR, an interrupt is requested. If the DARIE bit in EDACR is set to 1, the above applies to the destination address register.



Figure 8.40 External Request/Cycle Steal Mode/Block Transfer Mode (No Contention/Single Address Mode/Falling Edge Sensing/BGUP = 0)

• P25/WAIT-B/PO5-A/TIOCB4-A/TMO1-A

The pin function is switched as shown below according to the combination of the operating mode, bit EXPE, bit WAITE in BCR of the bus controller, TPU channel 4 settings (by bits MD3 to MD0 in TMDR_4, bits IOB3 to IOB0 in TIOR_4, and bits CCLR1 and CCLR0 in TCR_4), bits OS3 to OS0 in TCSR_1 of the 8-bit timer, bit NDER5 in NDERL of the PPG, bits PPGS, TPUS, and TMRS in PFCR3, bit WAITS in PFCR4, and bit P25DDR.

| • | Modes $1, 2, and 4$ | Modes 3 and 7 (EXPE = 1) $(EXPE = 1)$ | |
|---|---------------------|---------------------------------------|--|
| | | | |

| WAITE | | | 1 | | | |
|------------------------|----------------------------------|--------------------|------------|-------------------------------|-----------------------------|-------------------|
| TPU channel 4 settings | (1) in table below | | — | | | |
| OS3 to OS0 | _ | | All 0 | Not all 0 | | |
| P25DDR | _ | 0 | 1 | 1 | | |
| NDER5 | _ | _ | 0 | 1 | _ | _ |
| Pin function | TIOCB4-A output* ³ | P25 input | P25 output | PO5-A output* ² | TMO1-A output* ⁴ | WAIT-B input*⁵ |
| | | TIOCB4-A input*1*3 | | | | |

• Modes 3 and 7 (EXPE = 0)

| WAITE | — | | | | | |
|------------------------|-----------------------|---|-----------------|---|---|--|
| TPU channel 4 settings | (1) in table below | (2) in table below | | | | |
| OS3 to OS0 | — | | Not all 0 | | | |
| P25DDR | | 0 | 0 | 1 | 1 | |
| NDER5 | | — | | 0 | 1 | |
| Pin function | TIOCB4-A | P25 input | TIO1-A output*4 | | | |
| | output*3 | TIOCB4-A input* ¹ * ³ | | | | |

Notes: 1. TIOCB4-A input when MD3 to MD0 = B'0000 or B'01xx and IOB3 to IOB0 = B'10xx.

- 2. When using as PO5-A output, set PPGS in PFCR3 to 0 before other register setting.
- 3. When using as TIOCB4-A input/output, set TPUS in PFCR3 to 0 before other register setting.
- 4. When using as TMO1-A output, set TMRS in PFCR3 to 0 before other register setting.
- 5. WAIT-B input when the WAITS bit in PFCR4 is 1. Not used as WAIT-B input pin when WAITS is 0.

• PC1/A1/TIOCB9

The pin function is switched as shown below according to the combination of the operating mode, bit EXPE, TPU channel 9 settings (by bits MD3 to MD0 in TMDR_9, bits IOB3 to IOB0 in TIORH_9, and bits CCLR2 to CCLR0 in TCR_9), and bit PC1DDR.

| Operating mode | 1, 2 | 4 3, 7 (E | EXPE = 1) | 3 | B, 7 (EXPE = 0 |) |
|---------------------------|-----------|-----------|-----------|-----------------------|----------------|------------|
| TPU channel 9 settings | _ | — | | (1) in table below | (2) in tab | le below |
| PC1DDR | — | 0 | 1 | _ | 0 | 1 |
| Pin function | A1 output | PC1 input | A1 output | TIOCB9 | PC1 input | PC1 output |
| | | | | output | TIOCB | 9 input* |

| TPU channel 9 settings | (2) | (1) | (2) | (2) | (1) | (2) |
|---------------------------|------------------------------|---|--------|--------|----------------------|----------|
| MD3 to MD0 | B'0 | 000 | B'0010 | | B'0011 | |
| IOB3 to IOB0 | B'0000, B'0100, B'1xxx | B'0001 to B'0011, B'0101 to B'0111 | _ | B'xx00 | Other tha | n B'xx00 |
| CCLR2 to CCLR0 | — | — | — | — | Other than B'010 | B'010 |
| Output function | | Output compare output | | | PWM mode 2 output | — |

[Legend]

x: Don't care

Note: * TIOCB9 input when MD3 to MD0 = B'0000 and IOB3 to IOB0 = B'10xx.

11.10.3 Caution on Cycle Setting

When counter clearing by compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{\phi}{(N+1)}$$

Where f: Counter frequency
 ϕ : Operating frequency
N: TGR set value

11.10.4 Contention between TCNT Write and Clear Operations

If the counter clearing signal is generated in the T_2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed. Figure 11.46 shows the timing in this case.



Figure 11.46 Contention between TCNT Write and Clear Operations

12.4.5 Sample Setup Procedure for Non-Overlapping Pulse Output

Figure 12.8 shows a sample procedure for setting up non-overlapping pulse output.



- [1] Set TIOR to make TGRA and TGRB an output compare registers (with output disabled).
- [2] Set the pulse output trigger period in TGRB and the non-overlap period in TGRA.
- [3] Select the counter clock source with bits TPSC2 to TPSC0 in TCR. Select the counter clear source with bits CCLR2 to CCLR0.
- [4] Enable the TGIA interrupt in TIER. The DTC or DMAC can also be set up to transfer data to NDR.
- [5] Set the initial output values in PODR.
- [6] Set the DDR and NDER bits for the pins to be used for pulse output to 1.
- [7] Select the TPU compare match event to be used as the pulse output trigger in PCR.
- [8] In PMR, select the groups that will operate in non-overlap mode.
- [9] Set the next pulse output values in NDR.
- [10] Set the CST bit in TSTR to 1 to start the TCNT counter.
- [11] At each TGIA interrupt, set the next output values in NDR.

Figure 12.8 Setup Procedure for Non-Overlapping Pulse Output (Example)

13.5.2 Timing of CMFA and CMFB Setting when Compare-Match Occurs

The CMFA and CMFB flags in TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT values match. The compare match signal is generated at the last state in which the match is true, just before the timer counter is updated. Therefore, when TCOR and TCNT match, the compare match signal is not generated until the next incrementation clock input. Figure 13.6 shows this timing.



Figure 13.6 Timing of CMF Setting



14.4 **Operation**

14.4.1 Watchdog Timer Mode

To use the WDT as a watchdog timer mode, set the WT/\overline{IT} and TME bits in TCSR to 1.

If TCNT overflows without being rewritten because of a system crash or other error, the $\overline{\text{WDTOVF}}$ signal is output.

This ensures that TCNT does not overflow while the system is operating normally. Software must prevent TCNT overflows by rewriting the TCNT value (normally be writing H'00) before overflow occurs. This WDTOVF signal can be used to reset the chip internally in watchdog timer mode.

If TCNT overflows when 1 is set in the RSTE bit in RSTCSR, a signal that resets this LSI internally is generated at the same time as the \overline{WDTOVF} signal. If a reset caused by a signal input to the \overline{RES} pin occurs at the same time as a reset caused by a WDT overflow, the \overline{RES} pin reset has priority and the WOVF bit in RSTCSR is cleared to 0.

The $\overline{\text{WDTOVF}}$ signal is output for 132 states when RSTE = 1, and for 130 states when RSTE = 0. The internal reset signal is output for 518 states.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. If TCNT overflows when 1 is set in the RSTE bit in RSTCSR, an internal reset signal is generated to the entire chip.

15.6 Operation in Clocked Synchronous Mode

Figure 15.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses. One character of communication data consists of 8-bit data. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.



Figure 15.14 Data Format in Clocked Synchronous Communication (For LSB-First)

15.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the serial clock is output from the SCK pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

(1) Transmission

In transmission, the output signal (UART frame) from the SCI is converted to an IR frame by the IrDA interface (see figure 15.34).

When the serial data is 0, a high pulse of 3/16 the bit rate (interval equivalent to the width of one bit) is output (initial value). The high-level pulse can be varied according to the setting of bits IrCKS2 to IrCKS0 in IrCR.

In the specification, the high pulse width is fixed at a minimum of $1.41 \ \mu$ s, and a maximum of $(3/16 + 2.5\%) \times$ bit rate or $(3/16 \times \text{bit rate}) + 1.08 \ \mu$ s. When system clock ϕ is 20 MHz, 1.6 μ s can be set for a high pulse width with a minimum value of 1.41 μ s.

When the serial data is 1, no pulse is output.



Figure 15.34 IrDA Transmit/Receive Operations

19.3.6 SS Control Register 2 (SSCR2)

SSCR2 is a register that enables/disables the open-drain outputs of the SSO, SSI, SSCK, and \overline{SCS} pins, selects the assert timing of the \overline{SCS} pin, data output timing of the SSO pin, and set timing of the TEND bit.

| | | Initial | | |
|-----|----------|---------|-----|--|
| Bit | Bit Name | Value | R/W | Description |
| 7 | SDOS | 0 | R/W | Serial Data Pin Open Drain Select |
| | | | | Selects whether the serial data output pin is used as a CMOS or an NMOS open drain output. Pins to output serial data differ according to the register setting. For details, 19.4.3, Relationship between Data Input/Output Pins and Shift Register. |
| | | | | 0: CMOS output |
| | | | | 1: NMOS open drain output |
| 6 | SSCKOS | 0 | R/W | SSCK Pin Open Drain Select |
| | | | | Selects whether the SSCK pin is used as a CMOS or an NMOS open drain output. |
| | | | | 0: CMOS output |
| | | | | 1: NMOS open drain output |
| 5 | SCSOS | 0 | R/W | SCS Pin Open Drain Select |
| | | | | Selects whether the $\overline{\text{SCS}}$ pin is used as a CMOS or an NMOS open drain output. |
| | | | | 0: CMOS output |
| | | | | 1: NMOS open drain output |
| 4 | TENDSTS | 0 | R/W | Selects the timing of setting the TEND bit (valid in SSU and master mode). |
| | | | | Sets the TEND bit when the last bit is being transmitted |
| | | | | 1: Sets the TEND bit after the last bit is transmitted |

Output of the SDRAM¢ clock can be controlled by the SDPSTP bit in SCKCR. When the SDPSTP bit is set to 1, the SDRAM¢ clock stops at the end of the bus cycle and the pin can be used as a general port. SDRAM¢ clock output is enabled when the SDPSTP bit is cleared to 0 regardless of the DDR value. Table 23.5 shows the state of the SDRAM¢ pin in each processing state.

Note: The SDRAM interface is not supported by the H8S/2426 group and H8S/2424 group.

| 1 able 23.5 | SDRAMØ PIN State in Each Processing State | |
|-------------|---|--|
| | | |

| Register | Register Setting A | | | | | | | |
|----------|--------------------|------------------------|-----------------------|-----------------------|----------------|-----------------------|--|--|
| | | Normal | | Software | Hardware | Clocks Stop | | |
| SDPSTP | DDR | Operating State | Sleep Mode | Standby Mode | Standby Mode | Mode | | |
| 0 | Х | SDRAM | SDRAM | Fixed low | High impedance | SDRAMø output | | |
| 1 | 0 | High impedance | High impedance | High impedance | High impedance | High impedance | | |
| 1 | 1 | PH1/CS5/RAS5 output | H1/CS5/RAS5 output | H1/CS5/RAS5 output | High impedance | H1/CS5/RAS5 output | | |

Note: SDRAM is not available in the H8S/2426 and H8S/2424 Groups. In these products, this pin functions as a general pin regardless of the SDPSTP bit setting. Section 24 List of Registers

| Register Abbreviation | Reset | High- Speed | Clock Division | Sleep | Module Stop | All Module Clock Stop | Software Standby | Hardware Standby | Module |
|--------------------------|-------------|----------------|-------------------|-------|----------------|--------------------------|---------------------|---------------------|--------|
| PCODR | Initialized | _ | _ | _ | | | | Initialized | PORT |
| PDODR | Initialized | _ | | _ | | _ | | Initialized | - |
| PEODR | Initialized | _ | _ | _ | | _ | _ | Initialized | - |
| PFODR | Initialized | _ | _ | _ | | _ | _ | Initialized | - |
| PGODR | Initialized | — | | — | _ | _ | _ | Initialized | - |
| PHODR | Initialized | _ | _ | _ | _ | _ | _ | Initialized | - |
| PJODR | Initialized | _ | _ | _ | | _ | _ | Initialized | - |
| ICCRA_0 | Initialized | — | _ | _ | _ | _ | | Initialized | IIC2_0 |
| ICCRB_0 | Initialized | _ | _ | _ | | _ | _ | Initialized | - |
| ICMR_0 | Initialized | _ | _ | _ | | _ | _ | Initialized | - |
| ICIER_0 | Initialized | — | _ | _ | _ | _ | | Initialized | - |
| ICSR_0 | Initialized | — | _ | — | _ | _ | _ | Initialized | - |
| SAR_0 | Initialized | — | _ | — | _ | _ | _ | Initialized | - |
| ICDRT_0 | Initialized | _ | _ | _ | _ | _ | _ | Initialized | - |
| ICDRR_0 | Initialized | _ | _ | _ | | _ | | Initialized | - |
| ICCRA_1 | Initialized | — | _ | — | _ | _ | _ | Initialized | IIC2_1 |
| ICCRB_1 | Initialized | _ | | _ | | _ | | Initialized | - |
| ICMR_1 | Initialized | — | _ | — | _ | _ | _ | Initialized | - |
| ICIER_1 | Initialized | _ | _ | _ | | _ | _ | Initialized | - |
| ICSR_1 | Initialized | _ | _ | _ | _ | _ | _ | Initialized | - |
| SAR_1 | Initialized | _ | _ | _ | | _ | | Initialized | - |
| ICDRT_1 | Initialized | — | | _ | | | | Initialized | - |
| ICDRR_1 | Initialized | _ | | _ | | _ | | Initialized | - |
| ICCRA_2 | Initialized | — | | _ | | | | Initialized | IIC2_2 |
| ICCRB_2 | Initialized | — | | _ | | | | Initialized | - |
| ICMR_2 | Initialized | _ | | _ | | _ | | Initialized | - |
| ICIER_2 | Initialized | _ | | _ | _ | _ | | Initialized | - |
| ICSR_2 | Initialized | _ | | _ | _ | _ | | Initialized | - |
| SAR_2 | Initialized | | _ | | | _ | | Initialized | - |
| ICDRT_2 | Initialized | _ | _ | _ | _ | _ | _ | Initialized | - |
| ICDRR_2 | Initialized | | _ | | | _ | | Initialized | - |





(2) Control Signal Timing

Table 25.31 Control Signal Timing

Conditions: $V_{cc} = 4.5 \text{ V}$ to 5.5 V, $AV_{cc} = 4.5 \text{ V}$ to 5.5 V, $V_{ref} = 4.5 \text{ V}$ to AV_{cc} , $V_{ss} = AV_{ss} = 0 \text{ V}$, $\phi = 8 \text{ MHz}$ to 33 MHz

| Item | Symbol | Min. | Max. | Unit | Test Conditions |
|--|-------------------|------|------|------|-----------------|
| RES setup time | t _{RESS} | 200 | _ | ns | Figure 25.56 |
| RES pulse width | t _{resw} | 2 | _ | ms | |
| NMI setup time | t _{NMIS} | 150 | _ | ns | Figure 25.57 |
| NMI hold time | t _{nmih} | 10 | _ | | |
| NMI pulse width (in recovery from software standby mode) | t _{nmiw} | 200 | _ | - | |
| IRQ setup time | t _{irqs} | 150 | _ | ns | |
| IRQ hold time | t _{IRQH} | 10 | | - | |
| IRQ pulse width (in recovery from software standby mode) | t _{IRQW} | 200 | _ | - | |

- Notes: 1. When programming is to be performed multiple times on a system, reduce the effective number of programming operations by shifting the writing addresses in sequence and so on until the remaining blank area is as small as possible and only then erasing the entire block once. For example, if sets of 16 bytes are being programmed, erasing the block once after programming the maximum number of sets (256) minimizes the effective number of programming operations. We recommend keeping information on the number of times erasure is performed for each block, and setting up the limit on the number of times.
 - 2. If an erase error occurs during erasure, execute the clear status command and then the erase command at least 3 times until the erase does not recur.
 - *1. Determination of the number of times for programming/erasure operations.

Number of times programming/erasure is performed in each block.

When the number of times for programming/erasure operations is n (n = 100), data can be erased n times in each block.

For example, if programming of 4 bytes is done 1024 times, each at a different address in a 4kbyte per block, and the block is then erased, this counts as programming/erasure one time. However, programming of any location in a block multiple times is not possible (overwriting is prohibited).

*2. This is the number of times for which all electrical characteristics are guaranteed.