

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega168pa-15mz

Table 8-1. EEPROM Mode Bits

EEPM1	EEPM0	Programming Time	Operation
0	0	3.4ms	Erase and write in one operation (atomic operation)
0	1	1.8ms	Erase only
1	0	1.8ms	Write only
1	1		Reserved for future use

#### • Bit 3 – EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to one enables the EEPROM ready interrupt if bine in SREG is set. WritinEERIE to zero disables the interrupt. The EEPROMready interrupt generates a charmst interrupt when EEPE is afted. The interrupt will not be generated during EEPROMwrite or SPM.

#### • Bit 2 - EEMPE: EEPROM Master Write Enable

The EEMPE bit determines whetheetting EEPE to one causes EEPROM to be writterwhen EEMPE is set, setting EEPE within four clock cycles will wediate to the EEPROM at the selected received if EEMPE is zero, setting EEPE will have no effect. When EEMPEas been written tone by software, hardwactears the bitto zero after four clock cycles. See the description of the EEPEtbior an EEPROM write procedure.

#### • Bit 1 - EEPE: EEPROM Write Enable

The EEPROM write enable signal EEPE is the write strobth to EEPROM. When address and data are correctly set up, the EEPE bit must be written to one to write the value of the EEPE bit must be written to one before a logical one is written to EEPE, otherwise no EEPROM writtes talace. The following procedure should be followed when writing the EEPROM (the ordersteps 3 and 4 is not essential):

- Wait until EEPE becomes zero.
- Wait until SELFPRGEN in SPMCSR becomes zero.
- Write new EEPROM address to EEAR (optional).
- Write new EEPROM data to EEDR (optional).
- Write a logical one to the EEMPE while writing a zero to EEPE in EECR.
- Within four clock cycles after settleMPE, write a logical one to EEPE.

The EEPROM can not be programmed during CPU write to the flash memory. Should that the flash programming is completed beform tiating a new EEPROM writs to 2 is only relevant in software contains a boot loader allowing the CPU to program the flash. If the flasheis being updated by the CPU, step 2 can be omitted. See Section 27. Boot Loader Support Read-Well-Write Self-Programming on page 2507 details about Boot programming.

An interrupt between step 5 and step 6 will makerithecycle fail, since the EEPROM master write enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEA or EEDR register will be modified, causing the interrubted OM access to fail. It is recommended to have the global interrupt flag cleared during all the steps to avoid these problems.

When the write access time has elapsed, the EEPE bit is cleared dware. The user software can poll this bit and wait for a zero before itting the next byte. When EEPE has direct, the CPU is halted for to yoles before the rate instruction is executed.

### • Bit 0 - EERE: EEPROM Read Enable

The EEPROM read enable signal EERE is the read strobe the EEPROM. When the correct address is set up in the EEAR register, the EERE bit must be written to a logic drieg der the EEPROM read. The EEPROM read access takes one instruction, and the request data is available immediately/hen the EEPROM is read, the CPU is halted for four cycles before the next instation is executed.

The user should poll the EEPE bit before starting the read operation isomogress, it is neither postail to read the EEPROM, nor to change the EEAR register.



Main purpose of the delay is to keep the FAMRreset until it is supplied with minimum Twhe delay will not monitor the actual voltage and it will be required to select a delay longer than time. If this is impossible, an internal or external brown-out detection circuit shoulds be A BOD circuit will ensure sufficient before it releases the reset, and the time-out delay can be disabled. Abilising the time-out delay without utilizing rown-out detection circuit is not recommended.

The oscillator is required to oscillate for a minimum number before the clock is considered stable. An internal rippl counter monitors the oscillator output andkkeeps the internal reset active for a given number of clock cycles. The rese is then released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the device will start to execute. The rese of the released and the released and the device will start to execute. The rese of the released and the released

The start-up sequence for the clock includes both the time and the start-up time with edvice starts up from reset. When starting up from power-save or power-down meds, assumed to be at a sufficient level and only the start-up time is included.


# 9.3 Low Power Crystal Oscillator

Pins XTAL1 and XTAL2 are input and output, respectively anothering amplifier which can be configured for use as an on-chip oscillator, as shown Fingure 9-2 on page 26 ither a quartz crystal anceramic resonator may be used.

This crystal oscillator is a low power oscillator, with edeablicage swing on the XTAL2 output. It gives the lowest power consumption, but is not capabledriving other clock inputs, and may be resosceptible to noise in noisy environments. In these cases, refer to the ction 9.4 Full Swing Crystal Oscillator on page 27

C1 and C2 should always be equal for both crystals another terms. The optimal value the capacitors depends on the crystal or resonator in use tamount of stray capacitanes the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are giarble in 3-3 For ceramic resonators the capacitor values given by the manufacturer should be used.

Figure 9-2. Crystal O scillator Connections



The low power oscillator can operate in three different modes petamoized for a specific quency range. The operating mode is selected by the fuses CKSEL3...1 as show Trailolle 9-3

Table 9-3. Low Power Crystal Oscillator Operating Modes (3)

Frequency Range (MHz)	Recommended Range for Capacitors C1 and C2 (pF)	CKSEL31 <sup>(1)</sup>
0.4 - 0.9		100 <sup>(2)</sup>
0.9 - 3.0	12 - 22	101
3.0 - 8.0	12 - 22	110
8.0 - 16.0	12 - 22	111

Notes: 1. This is the recommended CKSEL settings for the difference frequency ranges.

- 2. This option should not be used with crystals, only with ceramic resonators.
- 3. If the crystal frequency exceeds the cification of the device (depends QQ)) the CKDIV8 fuse can be programmed in order to divide the internal frequency by the ensured that the resulting divided clock meets the frequency specification of the device.



When this clock source is selected, startnupstaire determined by the SUT fuses as show Table 9-14

Table 9-14. Start-up Times for the 128kHz Internal Oscillator

Power Conditions	Start-up Time from Power-down and Power-save	Additional Delay from Reset	SUT10
BOD enabled	6CK	14CK <sup>(1)</sup>	00
Fast rising power	6CK	14CK + 4ms	01
Slowly rising power	6CK	14CK + 64ms	10
	Reserved		11

Note: If the RSTDISBL fuse is programmed, this start-up time will be increased to 14CK + 4.1ms to ensure programming mode can be entered.


#### 9.8 **External Clock**

To drive the device from an external classoftere, XTAL1 should be driven as shownFilingure 9-4To run the device on an external clock, the CKSEL fuses is to be programmed to 0000 (Eacle 9-15).

Table 9-15. Crystal Oscillator Clock Frequency

Frequency	CKSEL30
0 - 16MHz	0000

Figure 9-4. External Clock Drive Configuration



When this clock source is selected, start numberature determined by the SUT fuses as show Table 9-16

Table 9-16. Start-up Times for the External Clock Selection

Power Conditions	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	SUT10
BOD enabled	6CK	14CK	00
Fast rising power	6CK	14CK + 4.1ms	01
Slowly rising power	6CK	14CK + 65ms	10
	Reserved		11

When applying an external clock, it is required to avoides changes in the applied clock frequency to ensure stable operation of the MCU. A variatiin frequency of more than 26%m one clock cycle to the thean lead tunpredictable behavior. If changes of more than 2% is required, enshurt the MCU is kept in reset during the changes.

Note that the system clock prescaler can be used to implement the changes of the internal clock frequency while still ensuring stable operation. ReferStation 9.11 System Clock Prescaler on pagef82 details.



# 14.2.5 Digital Input Enable and Sleep Modes

As shown in Figure 14-2 on page 65 he digital input signal can be clamped round at the input of the Schmitt Trigger. The signal denoted SLEEP in the figure, is set by the large controller in power-down mode, power-save mode, and standby mode to avoid high power consumption if some input signal floating, or have an analog signal level close to  $V_{\rm CC}/2$ .

SLEEP is overridden for port pins enabled as external intepins tilf the external interrupt request is not enabled, SLEEP is active also for these pins. SLEEP is also ovderen by various other alternate functions as described in Section 14.3 Alternate Port Functions on page 69

If a logic high level (one) is present on an asynchronousnekteterrupt pin configured as Interrupt on rising edge, fal edge, or any logic change on pin while the external interrupt interrupt pin configured as Interrupt on rising edge, fal edge, or any logic change on pin while the external interrupt flag will be set when resuming from the above mentioned Sleep modelness lamping in these sleep mode produces the requested logic change.

#### 14.2.6 Unconnected Pins

If some pins are unused, it is recommended ensure that these pins have a defined. Even though most of the digital inputs are disabled in the deep sleep modes as described abfloating inputs should be avoided to reduce current consumption in all other modes where the digital sinare enabled (reset, active mode and Idle mode).

The simplest method to ensure a defined leven unused pin, is to enable the interpolar pull-up. In this case, the pull-up will be disabled during reset. If low power consumption during responsion, it is commended to use an external pull-up or pull-down. Connecting unused pins directly dod GND is not recommended, since this may cause excessive currents if the pin is accidentally configured as an output.



# 15.6.1 Compare Output Mode and Waveform Generation

The waveform generator uses the COMOx1:0 bits different/brmal, CTC, and PWM modes. For all modes, setting the COMOx1:0 = 0 tells the waveform generator that no action @@Ox register is to be performed on the next compare match. For compare output actions in the non-PWM modes reference of page 97 for fast PWM mode, refer to Table 15-3 on page 92 and for phase correct PWM reference 15-4 on page 92

A change of the COMOx1:0 bits state will have effectfirsttlæmpare match after the bire written. For non-PWM modes, the action can be forced to have imated before by using the FOCOx strobe bits.

# 15.7 Modes of Operation

The mode of operation, i.e.hat behavior of the Timer/Countend the output compare pinsdisfined by the combination of the waveform generation mode (WGMO2:0) and compare output (COMOx1:0) bits. The compare output mode bits do not affect the counting sequence, whelevaveform generation mode bits do. The COMOx1:0 bits control whether the PWM output generated should be inverted or not (inverteen-inverted PWM). For norWPM modes the COMOx1:0 bits control whether the output should beckeet,ed, or toggleat a compare match (See Section 15.6 Compare Match Output Unit on page 85

For detailed timining formation refer Section 15.8 Timer/Counter Timing Diagrams on page 90

#### 15.7.1 Normal Mode

The simplest mode of operation has hormal mode (WGMO2:0 = 0). In this denthe counting direction is always up (incrementing), and no counter clear is performed. The teous imply overruns when it passes its maximum 8-bit value (TOP = OxFF) and then restarts from bubbletom (OxOO). In normal operation the IVCO ounter overflow flag (IVCO) will be set in the same time IVCO as the IVCO becomes zer the IVCO flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, binded with the timer overflow intethap tautomatically clears the IVCO flag, the timer resolution can be increased by software. There apecial cases to consider in the normal mode, a new counter value can be written anytime.


The output compare unit can be use denoted interrupts at some given time. Using the output compare to generate waveforms in normal mode is not recommended, since this will occupy too much of the CPU time.

# 15.7.2 Clear Timer on Compare Match (CTC) Mode

In clear timer on compare or CTC mode (WGMO2:0 = 2), the ADGRO ster is used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the covariable (TCNTO) matches the OCROA. The OCROA defines the top value for the counter, hence also its resolution. This modes abloe eater control of the corresponds output frequency. It also simplifies the operation of counting external events.

The timing diagram for the CTC mode is showlingure 15-5The counter value (TCNTO) increases until a compare match occurs between TCNTO and OCROA, and occurs (TCNTO) is cleared.

Figure 15-5. CTC Mode, Timing Diagram





# 16.7.2 Compare Match Blocking by TCNT1 Write

All CPU writes to the TCNT1 register will block any comparenthat occurs in the next timer clock cycle, even when the timer is stopped. This featurews OCR1x to be initialized to the same value as TCNT1 without triggering an interrupt when the Timer/Counter clock is enabled.

# 16.7.3 Using the Ou tout Compare Unit

Since writing TCNT1 in any mode of oration will block all compare matchesofter timer clock cycle, there are risks involved when changing TCNT1 when using any of the outpropare channels, independent whether the Timer/Counter is running or not. If the value written that equals the OCR1x value, the commare match will be missed, resulting in incorrect waveform generation. Do not write the TCNT1 toque in PWM modes with variable TOP values. The compare match for the TOP will be ignomed the counter will continue to OxFFFmiliarly, do not write the TCNT1 value equal to BOTTOM when the counter is downcounting.


The setup of the OC1x should be performed be setting the data direction register for the port pin to output. The easier way of setting the OC1x value is to use the force output cofFOC1x) strobe bits from all mode. The OC1x register keeps its value even when changing between waveform generation modes.

Be aware that the COM1x1:0 bits are droubble buffered together with the compatue. Changing the COM1x1:0 bits will take effect immediately.

#### 16.8 Compare Match Output Unit

The compare output mode (COM1x1:0) bits have two functions. The waveform generator uses the COM1x1:0 bits for defining the output compare (OC3x) at the next compare match. Secotholy COM1x1:0 bits control the OC1x pin output source igure 16-5shows a simplified schematic of the logic affectede COM1x1:0 bit sient. The I/O registers, I/O bits, and I/O pins in the figure are shown in boldth@nbarts of the general I/O ponttrol registers (DDR and PORT) that are affected by the COM1x1:0 bits: abown. When referring to the OC1x stthe, reference is for the internal OC1x register, not the OC1x pin. If a system texecur, the OC1x register is reset to 0.

Figure 16-5. Compare Matc h Output Unit, Schematic





# • Bit 2 - OCR2BUB: Output Compare Register2 Update Busy

When Timer/Counter2 operates asynchronously and OCR2Bristen, this bit becomes set. When OCR2B has been updated from the temporary ratge register, this bit is cleared by hardwaltegital zero in this bindicates that OCR28 i ready to be updated with a new value.

#### • Bit 1 – TCR2AUB: Timer/Counter Control Register2 Update Busy

When Timer/Counter2 operates asynchronously and TCCR2A is written, this bit becomes set. When TCCR2A has been updated from the temporary rate register, this bit is cleared by hardware gical zero in this bit indicates that TCCR2A is ready to be updated with a new value.

# • Bit 0 – TCR2BUB: Timer/Counter Control Register2 Update Busy

When Timer/Counter2 operates asynchronously and TCCR2B is written, this bit becomes set. When TCCR2B has been updated from the temporaryratge register, this bit is cleared by hardwaregical zero in this bit indicates that TCCR2B is ready to be updated with a new value.

If a write is performed to any of the ifiver/Counter2 registers while its update busy flag is set, the updated value might

get corrupted and cause an unintentional interrupt to occur. The mechanisms for reading TCNT2, COR2A, OCR2B, TCCR2A and TCCR2B are different. When reading TCNT2, the

actual timer value is read. When read OCR2A, OCR2B, TCCR2A and TCCR2B the value in the temporary storage register is read.

# 18.11.9 GTCCR - General Timer/Counter Control Register

Bit	7	6	5	4	3	2	1	0	
0x23 (0x43)	TSM						PSRASY	PSRSYNC	GTCCR
Read/Write	R/W	R	R	R	R	R	R/W	R/W	_
Initial Value	0	0	0	0	0	0	0	0	

### • Bit 1 – PSRASY: Prescaler Reset Timer/Counter2

When this bit is one, the Timer/Counter2 prescaler will be Tirtisettit is normally cleared immediately by hardware. If the bit is written when Timer/Counter2 is operating in asynchromode, the bit will remain one until the prescaler has been reset. The bit will not be cleared by hardwatre ITSM bit is set. Refer to the description oBitth ₹ TSM: Timer/Counter Synchronization Mode on page 124 a description of the Timer/Counter synchronization mode.



The following code examples show how to initialize the SPI as a Slave and how to perform a simple reception.

```
Assembly Code Example (1)
       SPI_SlaveInit:
              ; Set MISO output, all others input
                   r17,(1<<DD_MISO)
             out
                   DDR_SPI,r17
              ; Enable SPI
             ldi r17,(1<<SPE)
                  SPCR,r17
             out
             ret
       SPI_SlaveReceive:
              ; Wait for reception complete
              in r16, SPSR
              sbrs r16, SPIF
             rjmp SPI_SlaveReceive
              ; Read received data and return
              in
                   r16,SPDR
             ret
C Code Example<sup>(1)</sup>
      void SPI_SlaveInit(void)
              /* Set MISO output, all others input */
             DDR\_SPI = (1 << DD\_MISO);
              /* Enable SPI */
             SPCR = (1 << SPE);
       }
       char SPI_SlaveReceive(void)
              /* Wait for reception complete */
             while(!(SPSR & (1<<SPIF)))</pre>
              /* Return Data Register */
              return SPDR;
```

Note: 1. See About Code Examples on page 7.



# 19.3 SS Pin Functionality

### 19.3.1 Slave Mode

When the SPI is configured asslave, the slave select (SS) in is always input. When SS held low, the SPI is activated, and MISO becomes an output if configured softeyuser. All other pins are inputs. When SS riven high, all pins are inputs, and the SPI is passive, which means that it will resolve for coming data. Note that the SPI logic will be reset once the SS pin is driven high.

The  $\overline{SS}$  pin is useful for packet/byte synchronization totkeespave bit counter synchronous with the master clock generator. When the  $\overline{SS}$  in is driven high, the SPI slave will immediateset the send and receive logic, and drop any partially received data in the shift register.

#### 19.3.2 Master Mode

When the SPI is configured as a Master (MSTR in SPCRet), the user can determine the direction of thenSS If SS is configured as an output, the pin is a general outpubliph does not affect the SPI system. Typically, the pin will be driving the SSpin of the SPI Slave.

If  $\overline{SS}$  is configured as an input, it must be then to ensure Master SPI operation. If  $\overline{Th}$  in  $\overline{SS}$  driven low by peripheral circuitry when the SPI is degrated as a Master with  $\overline{Th}$  defined as an input, the SPI system interprets this as another master selection the SPI as a slave another master selection, the SPI as a slave another master selection, the SPI system takes the following actions:

- 1. The MSTR bit in SPCR is cared and the SPI system becomes a Slave. As result of the SPI becoming a slave, the MOSI and SCK pins become inputs.
- 2. The SPIF Flag in SPSR is set, and if SPI interrupt is enabled the I-bit in SREG iset, the interrupt routine will be executed.

Thus, when interrupt-driven SPI transmission is userbister mode, and there exists a possibility that \$\$\$ driven low, the interrupt should always check that the MBTRs still set. If the MSTR bit has been cleared by a slave select, it must be set by the user to re-enable SPI master mode.

### 19.4 Data Modes

There are four combinations of SCK phase and polarity resident to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are show Figure 19-3 and Figure 19-4 on page 149 at a bits are shifted out and latched in on opposite edges SCK signal, ensuring sufficient time for data signals to stabilize. This is clearly seen by summarizing ble 19-3 on page 150 and Table 19-4 on page 150 s done in Table 19-2

Table 19-2. SPI Modes


SPI Mode	Conditions	Leading Edge	Trailing eDge
0	CPOL=O, CPHA=O	Sample (Rising)	Setup (falling)
1	CPOL=O, CPHA=1	Setup (Rising)	Sample (falling)
2	CPOL=1, CPHA=0	Sample (Falling)	Setup (rising)
3	CPOL=1, CPHA=1	Setup (Falling)	Sample (rising)



# 20.3.4 Synchronous Clock Operation

When synchronous mode is used (UMSELn = 1), the XCKn pinberillused as either clock input (slave) or clock output (master). The dependency between the clock edges and darbapisag or data change is the same. The basic principle is that data input (on RxDn) is sampleted the opposite XCKn clock edge of the data output (TxDn) is changed.

Figure 20-3. Synchronous Mode XCKn Timing



The UCPOLn bit UCRSC selects which XCKn clock edge is usfeat data sampling and which is used for data change. As Figure 20-3shows, when UCPOLn is zero the data will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge.

### 20.4 Frame Formats

A serial frame is defined to be one character of data bitsynvilhhonization bits (start and stop bits), and optionality a pa bit for error checking. The USART accepts all 30 doatlons of the following as valid frame formats:


1 start bit

5, 6, 7, 8, or 9 data bits no, even or odd parity bit

1 or 2 stop bits

A frame starts with the start bit followed by the leastnstightaifacbit. Then the next data bits, up to a total offenine, a succeeding, ending with the most significantly enabled, the parity bit is inestented the data bits, before the sittsp b. When a complete frame is transmitted, it can be directly of otherwork new frame, or the communication line can be set to an idle (high) state give 20-4 llustrates the possible combinations of a three from ats. Bits inside brackets are optional.

Figure 20-4. Frame Formats



St Start bit, always low.

(n) Data bits (0 to 8).

P Parity bit. Can be odd or even.

Sp Stop bit, always high.

IDLE No transfers on the communication line (RxDn or TxDn). An IDLE line must be

high.



### • Bit 7 - RXCn: USART Receive Complete

This flag bit is set when there are unread data in there buffer and cleared when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver is disatthed receive buffer will be flushed and consequently the RXCn bit will become zero. The RXCn flag can be used to generate a receive place interrupt (see description of the RXCIEn bit).

### • Bit 6 - TXCn: USART Transmit Complete

This flag bit is set when the entire frame in the transmitegister has been shifted out and there are no new datalycurren present in the transmit buffer (UDRn): TMCn flag bit is automatically clearwhen a transmit complete interrupt is executed, or it can be cleared by wgritinone to its bit location. The TXCn flang generate a transmit complete interrupt (see description of the TXCIEn bit).

# • Bit 5 - UDREn: USART Data Register Empty

The UDREn flag indicates if the transmit buffer (UDRn) is readyceive new data. If UDREn is one, the buffer is empty, and therefore ready to be written. The UDREn flag can generalata register empty interrupt (see description of the UDRIE bit). UDREn is set after a reset tolicitate that the transmitter is ready.

### • Bit 4:0 - Reserved Bits in MSPI mode

When in MSPI mode, these bits are reserved for future uscompatibility with future devices, these bits must be written to zero when UCSRnA is written.

# 21.8.3 UCSRnB - USART MSPIM Control and Status Register n B

Bit	7	6	5	4	3	2	1	0	_
	RXCIEn	TXCIEn	UDRIE	RXENn	TXENn	-	į	-	UCSRnB
Read/Write	R/W	R/W	R/W	R/W	R/W	R	R	R	•
Initial Value	0	0	0	0	0	1	1	0	

### • Bit 7 - RXCIEn: RX Complete Interrupt Enable

Writing this bit to one enables interrupt on the RXCn tistar receive complete interrupt will be generated only if the RXCIEn bit is written to one, the global interrupt SEAGAINS written to one and the RXCn bit in UCSRnA is set.

## • Bit 6 - TXCIEn: TX Complete Interrupt Enable

Writing this bit to one enables interrupt on the TXCn flagraf transmit complete interrupt will be generated only if the TXCIEn bit is written to one, the global interrupt statement one and the TXCn bit in UCSRnA is set.

# • Bit 5 - UDRIE: USART Data Re gister Empty Interrupt Enable

Writing this bit to one enables interrupt on the UDREnAFtagta register empty interrupt will be generated only if the UDRIE bit is written to one, the global interrupt flactories is Rwritten to one and the UDREn bit in UCSRnA is set.

#### • Bit 4 - RXENn: Receiver Enable

Writing this bit to one enables the USART receiver in MSRIME. The receiver will override normal port operation for the RxDn pin when enabled. Disabling the receiver will flush the webeffer. Only enabling the receiver in MSPI mode (i.e. setting RXENn=1 and TXENn=0) has no meaning since it istthesmitter that controlsthesfer clock and since only master mode is supported.

# • Bit 3 – TXENn: Transmitter Enable

Writing this bit to one enables the USART transmitter. Them transmitter will override normal port operation for the TxDn pin when enabled. The disabling of the transmitter (writing TXENn to zero) will not become effective until ongoing and pentransmissions are completed, i.e., when the transmit shifteregoid transmit buffer register do not contain data to be transmitted. When disabled, the transmitter will no longer override the TxDn port.

#### • Bit 2:0 - Reserved Bits in MSPI mode

When in MSPI mode, these bits are reserved for future us compatibility with future devices, these bits must be written to zero when UCSRnB is written.



Figure 24-4. ADC Timing Diagram, First Conversion (Single Conversion Mode)




Figure 24-5. ADC Timing Diag ram, Single Conversion






Figure 24-6. ADC Timing Diagram, Auto Triggered Conversion




Figure 24-7. ADC Timing Diagra m, Free Running Conversion




Table 24-1. ADC Conversion Time

Condition	Sample and Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	13.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5

Table 24-4. Input Channel Selections

MUX30	Single Ended Input
0000	ADCO
0001	ADC1
0010	ADC2
0011	ADC3
0100	ADC4
0101	ADC5
0110	ADC6
0111	ADC7
1000	ADC8 <sup>(1)</sup>
1001	(reserved)
1010	(reserved)
1011	(reserved)
1100	(reserved)
1101	(reserved)
1110	1.1V (V <sub>BG</sub> )
1111	OV (GND)

Note: 1. For Temperature Sensor.

# 24.9.2 ADCSRA - ADC Control and Status Register A

Bit	7	6	5	4	3	2	1	0	
(Ox7A)	ADEN	ADSC	ADATE	ADIF	ADIE .	ADPS2 A	.DPS1 A	OPSO ADCS	SRA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	О	0	Ο	

### • Bit 7 - ADEN: ADC Enable

Writing this bit to one enables the ADCwBiting it to zero, the ADC is turrifedTorning the ADC off while a conversion in progress, will terminate this conversion.

### • Bit 6 - ADSC: ADC Start Conversion

In single conversion mode, write this bit to one to start beartsion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been been been been or if ADSC is written at the same time aset ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progression the conversion is complete, it returns to zero. Writing zero to this bit has no effect.

### • Bit 5 - ADATE: ADC Auto Trigger Enable

When this bit is written to one, augusting of the ADC is enabled the ADC will start a conversion on a positive edge of the selected trigger signal. The triggeurse is selected by setting the ADC ger select bits, ADTS in ADCSRB.

# • Bit 4 – ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and that registers are plated. The ADC conversion complete interrupt is executed if the ADIE bit and the I-bit in SREGet. ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Adultively, ADIF is cleared by writing on a read-modify-write on ADCSRA, a pending interrupt can be be did. This also applies if the SBI and CBI instructions are used.



Table 28-3. Lock Bit Protection Modes (1)(2) (only Atmel ATmega48PA/88PA/168PA)

BLB0 Mode	BLB02	BLB01	
1	1	1	No restrictions for SPM or LPM accessing the application section.
2	1	0	SPM is not allowed to write to the application section.
3	0	O	SPM is not allowed to write to the targetion section, and LPM executing from the boot loader section is not weld to read from the application section. If interrupt vectors are planethe boot loader section, interrupts are disabled while executing from the application section.
4	0	1	LPM executing from the boot loader is not allowed to read from the application section. If interrupt vecators splaced in the boot loader section interrupts are disabled while executing from the application section.
	1		
BLB1 Mode	BLB12	BLB11	
BLB1 Mode 1	BLB12 1	BLB11 1	No restrictions for SPM or LPM accessing the boot loader section.
BLB1 Mode  1 2	1 1	1 0	No restrictions for SPM or LPM accessing the boot loader section.  SPM is not allowed to write to the boot loader section.
1	BLB12 1 1	1	

Notes: 1. Program the fuse bits and boot locks before programming the LB1 and LB2.

2. 1 means unprogrammed, 0 means programmed


# 28.2 Fuse Bits

The Atmel<sup>i</sup> ATmega48PA/88PA/168PA has three Fuse by Tab le 28-5to Table 28-7describe briefly the functionality of all the fuses and how they are mapped into the Fuse by test Natte he fuses are read as logical zero, 0, if they are programmed.

Table 28-4. Extended Fuse Byte for the Atmel ATmega48PA

Extended Fuse Byte	Bit No	Description	Default Value
	7		1
	6		1
	5		1
	4		1
	3		1
	2		1
	1		1
SELFPRGEN	0	Self programming enable	1 (unprogrammed)

Figure 28-6. Mapping Between BS1, BS2 and the Fuse and Lock Bits During Read



# 28.7.13 Reading the Signature Bytes

The algorithm for reading the signature bytes is as follows (Seeterlicino 28.7.4 Programming the Flash on page 1268) details on command and address loading):

- 1. A: Load command 0000 1000.
- B: Load address low byte (0x00 0x02).
- Set OE to O, and BS1 to O. The selected signature byte can now be read at DATA.
- 4. Set OE to 1.

# 28.7.14 Reading the Calibration Byte

The algorithm for reading the calibration te satisfies as follows (refesention 28.7.4 Programming the Flash on page 1258 details on command and address loading):

- 1. A: Load command 0000 1000.
- B: Load address low byte, 0x00.
- Set OE to 0, and BS1 to 1. The calibration byte can now be read at DATA.
- Set OE to 1.

# 28.7.15 Parallel Prog ramming Characteristics

For characteristics of the parallel programming Seetion 29.9 Parallel Programming Characteristics on page 277



Figure 29-3. SPI Interface Timing Requirements (Master Mode)




Figure 29-4. SPI Interface Timing Requirements (Slave Mode)




Figure 30-14. I/O Pin Input Threshold Voltage versus V  $_{CC}$  (V<sub>IL</sub>, I/O Pin read as '0')




Figure 30-15. Reset Input Threshold Voltage versus V  $_{CC}$  (V  $_{\emph{IH}}$ , I/O Pin read as '1')




Figure 30-16. Reset Input Threshold Voltage versus V  $_{CC}$  (V<sub>IL</sub>, I/O Pin read as '0')







Figure 30-20. Bandgap Voltage versus V  $_{\rm CC}$ 



# 30.1.9 Internal Oscillator Speed

Figure 30-21. Watchdog Oscillator Frequency versus Temperature




Figure 30-22. Watchdog Oscillator Frequency versus V CC

