

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I ² C, SPI, UART/USART
Peripherals	DMA, WDT
Number of I/O	97
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	64К х 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 1.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5232cvm100j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 MCF523*x* Family Configurations

Table 1.	MCF523x	Family	Config	gurations

Module	MCF5232	MCF5233	MCF5234	MCF5235
ColdFire V2 Core with EMAC (Enhanced Multiply-Accumulate Unit)	х	х	х	х
Enhanced Time Processor Unit with memory (eTPU)	16-ch 6K	32-ch 6K	16-ch 6K	32-ch 6K
System Clock		up to 1	50 MHz	
Performance (Dhrystone/2.1 MIPS)		up to	0 144	
Instruction/Data Cache		8 Kb	oytes	
Static RAM (SRAM)		64 K	bytes	
Interrupt Controllers (INTC)	2	2	2	2
Edge Port Module (EPORT)	х	х	х	х
External Interface Module (EIM)	х	х	х	х
4-channel Direct-Memory Access (DMA)	х	х	х	х
SDRAM Controller	х	х	х	х
Fast Ethernet Controller (FEC)	_	_	х	х
Cryptography - Security module for data packets processing	_	_	_	х
Watchdog Timer (WDT)	х	х	х	х
Four Periodic Interrupt Timers (PIT)	х	х	х	х
32-bit DMA Timers	4	4	4	4
QSPI	х	х	х	х
UART(s)	3	3	3	3
l ² C	х	х	х	х
FlexCAN 2.0B - Controller-Area Network communication module	1	2	1	2
General Purpose I/O Module (GPIO)	х	х	x	х
JTAG - IEEE 1149.1 Test Access Port	х	х	х	х
Package	160 QFP 196 MAPBGA	256 MAPBGA	256 MAPBGA	256 MAPBGA

2 Block Diagram

The superset device in the MCF523*x* family comes in a 256 mold array process ball grid array (MAPBGA) package. Figure shows a top-level block diagram of the MCF5235, the superset device.

Features



3 Features

For a detailed feature list see the MCF5235 Reference Manual (MCF5235RM).

Signal Descriptions

4 Signal Descriptions

This section describes signals that connect off chip, including a table of signal properties. For a more detailed discussion of the MCF523*x* signals, consult the *MCF5235 Reference Manual* (MCF5235RM).

4.1 Signal Properties

Table 2 lists all of the signals grouped by function. The "Dir" column is the direction for the primary function of the pin. Refer to Section 6, "Mechanicals/Pinouts and Part Numbers," for package diagrams.

NOTE

In this table and throughout this document a single signal within a group is designated without square brackets (i.e., A24), while designations for multiple signals within a group use brackets (i.e., A[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

NOTE

The primary functionality of a pin is not necessarily its default functionality. Pins that are muxed with GPIO will default to their GPIO functionality.

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA			
Reset												
RESET	_			I	83	N13	T15	T15	T15			
RSTOUT	_	_	—	0	82	P13	T14	T14	T14			
Clock												
EXTAL	_	—	—	Ι	86	M14	P16	P16	P16			
XTAL	_	—	_	0	85	N14	R16	R16	R16			
CLKOUT		—	—	0	89	K14	M16	M16	M16			
			Ν	Node	Selection							
CLKMOD[1:0]	_	_	_	I	19,20	G5, H5	J3, J2	J3, J2	J3, J2			
RCON	_	—	—	Ι	79	K10	P13	P13	P13			
			External Me	emory	Interface and	l Ports						
A[23:21]	PADDR[7:5]	<u>CS</u> [6:4]	—	0	126, 125, 124	B11, C11, D11	B14, C14, A15	B14, C14, A15	B14, C14, A15			

Table 2. MCF523x Signal Information and Muxing

Signal Descriptions

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA			
U1RXD	PUARTL4	CANORX	—	I	136	D8	A11	A11	A11			
UOCTS	PUARTL3	—	—	I	—	F3	G1	G1	G1			
UORTS	PUARTL2	_		0	_	G3	H3	H3	H3			
U0TXD	PUARTL1	—	—	0	14	F1	H2	H2	H2			
UORXD	PUARTL0	—	—	I	13	F2	G2	G2	G2			
DMA Timers												
DT3IN	PTIMER7	U2CTS	QSPI_CS2	I	—	H14	J15	J15	J15			
DT3OUT	PTIMER6	U2RTS	QSPI_CS3	0	—	G14	J16	J16	J16			
DT2IN	PTIMER5	DREQ2	DT2OUT	I	—	M9	P10	P10	P10			
DT2OUT	PTIMER4	DACK2	—	0	—	L9	R10	R10	R10			
DT1IN	PTIMER3	DREQ1	DT1OUT	I	—	L6	P7	P7	P7			
DT1OUT	PTIMER2	DACK1	—	0	—	M6	R7	R7	R7			
DT0IN	PTIMER1	DREQ0	—	I	—	E4	G4	G4	G4			
DTOOUT	PTIMER0	DACK0	—	0	—	F4	G3	G3	G3			
				BDM	/JTAG ²							
DSCLK		TRST	—	I	70	N9	N11	N11	N11			
PSTCLK	_	TCLK	—	0	68	P9	T10	T10	T10			
BKPT	_	TMS	—	I	71	P10	P11	P11	P11			
DSI	_	TDI	—	I	73	M10	T11	T11	T11			
DSO	_	TDO	—	0	72	N10	R11	R11	R11			
JTAG_EN	_	—	—	I	78	K9	N13	N13	N13			
DDATA[3:0]	—	—	—	0	—	M12, N12, P12, L11	N14, P14, T13, R13	N14, P14, T13, R13	N14, P14, T13, R13			
PST[3:0]		_	—	0	77:74	M11, N11, P11, L10	T12, R12, P12, N12	T12, R12, P12, N12	T12, R12, P12, N12			

Table 2. MCF523x Signal Information and Muxing (continued)

6.1 Pinout—196 MAPBGA

The following figure shows a pinout of the MCF5232CVMxxx package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A		TPUCH6	TPUCH3	TPUCH2	QSPI_ DOUT	QSPI_CS0	U2RXD	U2TXD	CS3	CS6	CS4	A20	A17		A
В	TPUCH8	TPUCH7	TPUCH4	TPUCH0	QSPI_ DIN	BS3	QSPI_CS1	U1CTS	CS7	CS1	A23	A19	A16	A15	в
С	TPUCH10	TPUCH9	TPUCH5	TPUCH1	QSPI_CLK	BS2	BS0	U1RTS	CS2	CS5	A22	A18	A14	A13	с
D	TPUCH13	TPUCH12	TPUCH11	NC	NC	VDD	BS1	U1RXD/ CAN0RX	U1TXD/ CAN0TX	CS0	A21	A12	A11	A10	D
E	TPUCH14	TPUCH15	TCRCLK	DT0IN	OVDD	VSS	OVDD	SD_CKE	VSS	OVDD	A9	A8	A7	A6	E
F	U0TXD	U0RXD	UOCTS	DTOOUT	TEST		OVDD	VSS	OVDD	VSS	VDD	A5	A4	A3	F
G	D31	D30	UORTS	VDD	CLKMOD1	OVDD	VSS	OVDD	VSS	LTPU ODIS	A2	A1	A0	DT3OUT	G
н	D29	D28	D27	D26	CLKMOD0	VSS	OVDD	OVDD	OVDD	UTPU ODIS	TA	TIP	TS	DT3IN	н
J	D25	D24	D23	D22	VSS	OVDD	VSS	OVDD	VSS	OVDD	I2C_SCL	I2C_SDA	R/W	TEA	J
к	D21	D20	D19	D18	OVDD	OVDD		OVDD	JTAG_EN	RCON	SD_SRAS	SD_SCAS	SD_WE	CLKOUT	к
L	D17	D16	D10	VDD	D3	DT1IN	IRQ5	IRQ1	DT2OUT	PST0	DDATA0	SD_CS1	SD_CS0	VSSPLL	L
М	D15	D13	D9	D6	D2	DT1OUT	IRQ6	IRQ2	DT2IN	TDI/DSI	PST3	DDATA3	VDDPLL	EXTAL	м
N	D14	D12	D8	D5	D1	ŌĒ	IRQ7	IRQ3	TRST/ DSCLK	TDO/DSO	PST2	DDATA2	RESET	XTAL	N
Ρ	VSS	D11	D7	D4	D0	TSIZ1	TSIZ0	IRQ4	TCLK/ PSTCLK	TMS/ BKPT	PST1	DDATA1	RSTOUT	VSS	Ρ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

Figure 2. MCF5232CVMxxx Pinout (196 MAPBGA)

Mechanicals/Pinouts and Part Numbers

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	VSS	TPUCH6	TPUCH4	TPUCH2	ETXD1	TPUCH1	TPUCH0	VDD	BS1	BSO	U1RXD/ CAN0RX	U1TXD/ CAN0TX	CS6	CS4	A21	VSS	A
В	TPUCH8	TPUCH7	TPUCH5	TPUCH3	ETXD2	ETXD3	ETXD0	QSPI_ CLK	BS2	QSPI_ CS1	U1RTS	CS3	CS1	A23	A20	A19	в
с	TPUCH10	TPUCH9	ERXD1	ERXD0	ETXCLK	ETXER	EMDIO	QSPI_ DIN	BS3	SD_CKE	U1CTS	CS7	CS5	A22	A18	A17	с
D	TPUCH12	TPUCH11	ERXD3	ERXD2	ERXER	ETXEN	EMDC	QSPI_ DOUT	QSPI_ CS0	U2RXD	U2TXD	CS2	CSO	A14	A15	A16	D
E	TPUCH14	TPUCH13	ERXCLK	ERXDV	VSS	OVDD	OVDD	OVDD	OVDD	OVDD	OVDD	VSS	A10	A11	A12	A13	E
F	TCRCLK	TPUCH15	ECOL	ECRS	OVDD	VSS	OVDD	OVDD	OVDD	OVDD	VSS	OVDD	A7	A8	A9	VSS	F
G	UOCTS	U0RXD	DT0OUT	DT0IN	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	A4	A5	A6	VDD	G
Н	VDD	U0TXD	UORTS	NC	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	A0	A1	A2	A3	н
J	VSS	CLK MOD0	CLK MOD1	TEST	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	UTPU ODIS	LTPU ODIS	DT3IN	DT3OUT	J
к	D28	D29	D30	D31	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	TEA	TA	TIP	TS	к
L	D24	D25	D26	D27	OVDD	VSS	OVDD	OVDD	OVDD	OVDD	VSS	OVDD	SD_WE	I2C_SCL/ CAN0TX	I2C_SDA/ CAN0RX	R/W	L
М	D21	D22	D23	NC	VSS	OVDD	OVDD	OVDD	OVDD	OVDD	OVDD	VSS	SD_CS0	SD_ SRAS	SD_ SCAS	CLKOUT	М
N	D19	D20	D13	D9	NC	D3	D0	TSIZ1	IRQ5	IRQ1	TRST/ DSCLK	PST0	JTAG_ EN	DDATA3	SD_CS1	VSS	N
Ρ	D17	D18	D12	D8	D5	D2	DT1IN	TSIZ0	IRQ4	DT2IN	TMS/ BKPT	PST1	RCON	DDATA2	VDDPLL	EXTAL	Ρ
R	D16	D15	D11	D7	D4	D1	DT1OUT	IRQ7	IRQ3	DT2OUT	TDO/ DSO	PST2	DDATA0	PLL_ TEST	VSSPLL	XTAL	R
т	VSS	D14	D10	D6	VDD	VSS	OE	IRQ6	IRQ2	TCLK/ PSTCLK	TDI/DSI	PST3	DDATA1	RST OUT	RESET	VSS	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1

Figure 5. MCF5234CVMxxx Pinout (256 MAPBGA)

6.5 Ordering Information

Table 6. Orderable	Part Numbers
--------------------	--------------

Freescale Part Number	Description	Package	Speed	Lead-Free?	Temperature
MCF5232CAB80	MCF5232 RISC Microprocessor	160 QFP	80MHz	Yes	-40° to $+85^{\circ}$ C
MCF5232CVM100	MCF5232 RISC Microprocessor	196 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5232CVM150	MCF5232 RISC Microprocessor	196 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5233CVM100	MCF5233 RISC Microprocessor	256 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5233CVM150	MCF5233 RISC Microprocessor	256 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5234CVM100	MCF5234 RISC Microprocessor	256 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5234CVM150	MCF5234 RISC Microprocessor	256 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5235CVM100	MCF5235 RISC Microprocessor	256 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5235CVM150	MCF5235 RISC Microprocessor	256 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5235CVF150	MCF5235 RISC Microprocessor,	256 MAPBGA	150MHz	No	-40° to $+85^{\circ}$ C

7 Electrical Characteristics

This chapter contains electrical specification tables and reference timing diagrams for the MCF5235 microcontroller unit. This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of MCF5235.

NOTE

The parameters specified in this processor document supersede any values found in the module specifications.

7.1 Maximum Ratings

Table 7. Absolute Maximum Ratings^{1, 2}

Rating	Symbol	Value	Unit
Core Supply Voltage	V _{DD}	– 0.5 to +2.0	V
Pad Supply Voltage	OV _{DD}	- 0.3 to +4.0	V
PLL Supply Voltage	V _{DDPLL}	– 0.3 to +4.0	V
Digital Input Voltage ³	V _{IN}	– 0.3 to + 4.0	V
Instantaneous Maximum Current Single pin limit (applies to all pins) ^{3,4,5}	Ι _D	25	mA
Operating Temperature Range (Packaged)	T _A (T _L - T _H)	- 40 to 85	°C
Storage Temperature Range	T _{stg}	– 65 to 150	°C

- ¹ Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.
- ² This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or OV_{DD}).
- ³ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁴ All functional non-supply pins are internally clamped to V_{SS} and OV_{DD}.
- ⁵ Power supply must maintain regulation within operating OV_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > OV_{DD}$) is greater than I_{DD} , the injection current may flow out of OV_{DD} and could result in external power supply going out of regulation. Insure external OV_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power (ex; no clock).Power supply must maintain regulation within operating OV_{DD} range during instantaneous and operating maximum current conditions.

7.2 Thermal Characteristics

The below table lists thermal resistance values.

Characteristic	Symbol	256 MAPBGA	196 MAPBGA	160 QFP	Unit	
Junction to ambient, natural convection	Four layer board (2s2p)	θ_{JMA}	26 ^{1,2}	32 ^{1,2}	40 ^{1,2}	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	θ_{JMA}	23 ^{1,2}	29 ^{1,2}	36 ^{1,2}	°C/W
Junction to board		θ_{JB}	15 ³	20 ³	25 ³	°C/W
Junction to case		θ _{JC}	10 ⁴	10 ⁴	10 ⁴	°C/W
Junction to top of package		Ψ _{jt}	2 ^{1,5}	2 ^{1,5}	2 ^{1,5}	°C/W
Maximum operating junction temperature		Тj	102	104	105 ⁶	°C

Table 8. Thermal Characteristics

 θ_{JMA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JmA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

- ² Per JEDEC JESD51-6 with the board horizontal.
- ³ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁴ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- ⁵ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- ⁶ At 100MHz.

The average chip-junction temperature (T_J) in °C can be obtained from:

$$\Gamma_{\rm J} = \Gamma_{\rm A} + (P_{\rm D} \times \Theta_{\rm JMA}) \quad (1)$$

Where:

$$\begin{split} T_A &= \text{Ambient Temperature, °C} \\ \Theta_{JMA} &= \text{Package Thermal Resistance, Junction-to-Ambient, °C/W} \\ P_D &= P_{INT} + P_{I/O} \\ P_{INT} &= I_{DD} \times V_{DD}, \text{Watts - Chip Internal Power} \\ P_{I/O} &= \text{Power Dissipation on Input and Output Pins} - User Determined} \end{split}$$

For most applications $P_{I/O} < P_{INT}$ and can be ignored. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{\rm D} = \mathbf{K} \div (\mathbf{T}_{\rm I} + 273^{\circ}C) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \Theta_{JMA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

7.3 DC Electrical Specifications

Table 9. DC Electrical Specifications¹

Characteristic	Symbol	Min	Typical	Max	Unit
Core Supply Voltage	V _{DD}	1.4	—	1.6	V
Pad Supply Voltage	OV _{DD}	3.0		3.6	V
PLL Supply Voltage	V _{DDPLL}	3.0	_	3.6	V
Input High Voltage	V _{IH}	$0.7 \times \mathrm{OV}_\mathrm{DD}$	_	3.65	V
Input Low Voltage	V _{IL}	V _{SS} – 0.3	_	$0.35\times\text{OV}_\text{DD}$	V
Input Hysteresis	V _{HYS}	$0.06\times \text{OV}_{\text{DD}}$	_	—	mV
Input Leakage Current $V_{in} = V_{DD}$ or V_{SS} , Input-only pins	l _{in}	-1.0	_	1.0	μA
High Impedance (Off-State) Leakage Current $V_{in} = V_{DD}$ or V_{SS} , All input/output and output pins	I _{OZ}	-1.0	_	1.0	μA
Output High Voltage (All input/output and all output pins) $I_{OH} = -5.0 \text{ mA}$	V _{OH}	OV _{DD} - 0.5	_	_	V
Output Low Voltage (All input/output and all output pins) $I_{OL} = 5.0 \text{mA}$	V _{OL}	—	_	0.5	V
Weak Internal Pull Up Device Current, tested at V_{IL} Max. ²	I _{APU}	-10	_	- 130	μA

- ⁷ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- ⁸ Assuming a reference is available at power up, lock time is measured from the time V_{DD} and V_{DDSYN} are valid to RSTOUT negating. If the crystal oscillator is being used as the reference for the PLL, then the crystal start up time must be added to the PLL lock time to determine the total start-up time.
- ⁹ $t_{lpll} = (64 + 4 + 5 + 5 \times \tau) \times T_{ref}$, where $T_{ref} = 1/F_{ref_crystal} = 1/F_{ref_ext} = 1/F_{ref_1:1}$, and $\tau = 1.57 \times 10^{-6} \times 2(MFD + 2)$.
- ¹⁰ PLL is operating in 1:1 PLL mode.
- ¹¹ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys/2}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.
- ¹² Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.
- ¹³ Modulation percentage applies over an interval of 10µs, or equivalently the modulation rate is 100KHz.
- ¹⁴ Modulation rate selected must not result in f_{sys/2} value greater than the f_{sys/2} maximum specified value. Modulation range determined by hardware design.

¹⁵ $f_{sys/2} = f_{ico} / (2 \cdot 2^{RFD})$

7.5 External Interface Timing Characteristics

Table 11 lists processor bus input timings.

NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.

Name	Characteristic ¹	Symbol	Min	Max	Unit
freq	System bus frequency	f _{sys/2}	50	75	MHz
B0	CLKOUT period	t _{cyc}	_	1/75	ns
	Control Inputs				
B1a	Control input valid to CLKOUT high ²	t _{CVCH}	9	—	ns
B1b	BKPT valid to CLKOUT high ³	t _{BKVCH}	9	—	ns
B2a	CLKOUT high to control inputs invalid ²		0	—	ns
B2b	CLKOUT high to asynchronous control input BKPT invalid ³		0	—	ns
Data Inputs					
B4	Data input (D[31:0]) valid to CLKOUT high	t _{DIVCH}	4	—	ns
B5	CLKOUT high to data input (D[31:0]) invalid		0	—	ns

Table 11. Processor Bus Input Timing Specifications

¹ Timing specifications are tested using full drive strength pad configurations in a 50ohm transmission line environment..

 2 TEA and TA pins are being referred to as control inputs.

³ Refer to figure A-19.

Timings listed in Table 11 are shown in Figure 10.



* The timings are also valid for inputs sampled on the negative clock edge.

7.6 **Processor Bus Output Timing Specifications**

Table 12 lists processor bus output timings.

Table 12	. External	Bus	Output	Timing	Specifications
----------	------------	-----	--------	--------	-----------------------

Name	Characteristic	Symbol	Min	Max	Unit
	Control Outputs				
B6a	CLKOUT high to chip selects valid ¹	t _{CHCV}	—	0.5t _{CYC} +5	ns
B6b	CLKOUT high to byte enables (BS[3:0]) valid ²	t _{CHBV}	_	0.5t _{CYC} +5	ns
B6c	CLKOUT high to output enable (\overline{OE}) valid ³	t _{CHOV}	_	0.5t _{CYC} +5	ns
B7	CLKOUT high to control output ($\overline{BS}[3:0], \overline{OE}$) invalid	t _{CHCOI}	0.5t _{CYC} +1.5	—	ns
B7a	CLKOUT high to chip selects invalid	t _{CHCI}	0.5t _{CYC} +1.5		ns

Name	Characteristic	Symbol	Min	Max	Unit
	Address and Attribute C	Outputs			
B8	CLKOUT high to address (A[23:0]) and control (\overline{TS} , TSIZ[1:0], TIP, R/W) valid	t _{CHAV}	_	9	ns
B9	CLKOUT high to address (A[23:0]) and control (\overline{TS} , TSIZ[1:0], TIP, R/W) invalid	t _{CHAI}	1.5	—	ns
	Data Outputs				
B11	CLKOUT high to data output (D[31:0]) valid	t _{CHDOV}	—	9	ns
B12	CLKOUT high to data output (D[31:0]) invalid	t _{CHDOI}	1.5	_	ns
B13	CLKOUT high to data output (D[31:0]) high impedance	t _{CHDOZ}	_	9	ns

Table 12. External Bus Output Timing Specifications (continued)

CS transitions after the falling edge of CLKOUT.
 BS transitions after the falling edge of CLKOUT.
 OE transitions after the falling edge of CLKOUT.



Read/write bus timings listed in Table 12 are shown in Figure 11, Figure 12, and Figure 13.

Figure 11. Read/Write (Internally Terminated) SRAM Bus Timing



Figure 12 shows a bus cycle terminated by \overline{TA} showing timings listed in Table 12.

Figure 12. SRAM Read Bus Cycle Terminated by TA



Figure 13 shows an SRAM bus cycle terminated by $\overline{\text{TEA}}$ showing timings listed in Table 12.



Figure 18. I²C Input/Output Timings

7.10 Fast Ethernet AC Timing Specifications

MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.

7.10.1 MII Receive Signal Timing (ERXD[3:0], ERXDV, ERXER, and ERXCLK)

The receiver functions correctly up to a ERXCLK maximum frequency of 25 MHz +1%. The processor clock frequency must exceed twice the ERXCLK frequency.

Table 18 lists MII receive channel timings.

Table 18. MII Receive Signal Timing

Num	Characteristic	Min	Max	Unit
M1	ERXD[3:0], ERXDV, ERXER to ERXCLK setup	5	—	ns
M2	ERXCLK to ERXD[3:0], ERXDV, ERXER hold	5	—	ns
M3	ERXCLK pulse width high	35%	65%	ERXCLK period
M4	ERXCLK pulse width low	35%	65%	ERXCLK period

Figure 19 shows MII receive signal timings listed in Table 18.



Figure 19. MII Receive Signal Timing Diagram

7.10.4 MII Serial Management Channel Timing (EMDIO and EMDC)

Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Num	Characteristic	Min	Max	Unit
M10	EMDC falling edge to EMDIO output invalid (minimum propagation delay)	0	_	ns
M11	EMDC falling edge to EMDIO output valid (max prop delay)		25	ns
M12	EMDIO (input) to EMDC rising edge setup	10	_	ns
M13	EMDIO (input) to EMDC rising edge hold	0	-	ns
M14	EMDC pulse width high	40%	60%	MDC period
M15	EMDC pulse width low	40%	60%	MDC period

Table 21. MII Serial Management Channel Tin	ning
---	------

Figure 22 shows MII serial management channel timings listed in Table 21.



Figure 22. MII Serial Management Channel Timing Diagram









(J13)

Documentation



Figure 29. BDM Serial Port AC Timing

8 Documentation

Documentation regarding the MCF523x and their development support tools is available from a local Freescale distributor, a Freescale semiconductor sales office, the Freescale Literature Distribution Center, or through the Freescale web address at http://www.freescale.com/coldfire.

9 Document Revision History

The below table provides a revision history for this document.

Rev. No.	Substantive Change(s)
0	Preliminary release.
1	Updated Signal List table
1.1	• Removed duplicate information in the module description sections. The information is all in the Signals Description Table.
1.2	 Corrected Figure 8 pin 81. VDD instead of VSS Changed instances of Motorola to Freescale
1.3	 Removed detailed signal description section. This information can be found in the MCF5235RM Chapter 2. Removed detailed feature list. This information can be found in the MCF5235RM Chapter 1. Corrected Figure 2 pin F10. VSS instead of VDD. Change made in Table 2 as well. Corrected Figure 8 pin 81. OVDD instead of VDD. Change made in Table 2 as well. Cleaned up many inconsistencies within the pinout figure signal names Corrected document IDs in Documentation Table
1.4	 Added values for 'Maximum operating junction temperature' in Table 8. Added typical values for 'Core operating supply current (master mode)' in Table 9. Added typical values for 'Pad operating supply current (master mode)' in Table 9. Removed unnecessary PLL specifications, #6-9, in Table 10.

Document Revision History

Rev. No.	Substantive Change(s)
1.5	 Removed Overview, Features, Modes of Operation, and Address Multiplexing sections. This information can be found in the MCF5235 Reference Manual. Removed list of documentation table in Section 8, "Documentation.". An up-to-date list is always available on our web site.
1.6	Table 9: Changed core supply voltage (V _{DD}) from 1.35-1.65 to 1.4-1.6.
1.7	Table 10: Changed max f _{ICO} frequency from "75 MHz" to "150 MHz".
1.8	 Added Section 5.2.1, "Supply Voltage Sequencing and Separation Cautions." Updated 196MAPBGA package dimensions, Figure 3.
2	 Table 2: Changed SD_CKE pin location from 139 to "—" for the 160QFP device. Changed QSPI_CS1 pin location from "—" to 139 for the 160QFP device. Figure 8: Changed pin 139 label from "SD_CKE/QSPI_CS1" to "QSPI_CS1/SD_CKE". Removed second sentence from Section 7.10.1, "MII Receive Signal Timing (ERXD[3:0], ERXDV, ERXER, and ERXCLK)," and Section 7.10.2, "MII Transmit Signal Timing (ETXD[3:0], ETXEN, ETXER, ETXCLK)," regarding no minimum frequency requirement for TXCLK. Removed third and fourth paragraphs from Section 7.10.2, "MII Transmit Signal Timing (ETXD[3:0], ETXD[3:0], ETXEN, ETXER, ETXCLK)," as this feature is not supported on this device.
3	 Section 5.2.1, "Supply Voltage Sequencing and Separation Cautions" changed PLLV_{DD} to V_{DDPLL} to match rest of document. Section 5.2.1, "Supply Voltage Sequencing and Separation Cautions" Changed V_{DDPLL} voltage level from 1.5V to 3.3V throughout section. Section 5.2.1.1, "Power Up Sequence" first bullet, changed "Use 1 µs" to "Use 1 ms". Corrected position of spec D5 in Figure 14. Table 14: Added DACKn and DREQn to footnote. Table 9, added PLL supply voltage row
4	Added part number MCF5235CVF150 in Table 6

Table 26. MCF5235EC Revision History (continued)