

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I ² C, SPI, UART/USART
Peripherals	DMA, WDT
Number of I/O	61
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 1.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf5233cvm100j

Signal Descriptions

Table 2. MCF523x Signal Information and Muxing (continued)

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA		
SD_WE	PSDRAM5	_	_	0	93	K13	L13	L13	L13		
SD_SCAS	PSDRAM4	_	_	0	92	K12	M15	M15	M15		
SD_SRAS	PSDRAM3	_	_	0	91	K11	M14	M14	M14		
SD_CKE	PSDRAM2	_	_	0	_	E8	C10	C10	C10		
SD_CS[1:0]	PSDRAM[1:0]	_	_	0	_	L12, L13	N15, M13	N15, M13	N15, M13		
	External Interrupts Port										
ĪRQ[7:3]	IRQ[7:3] PIRQ[7:3] — I IRQ7=64 N7, M7, L7, R8, T8, N9, R8, T8, N9, IRQ4=65 R8, T8, N9, P9, R9 P9, R9										
ĪRQ2	PIRQ2	DREQ2	_	I	_	M8	Т9	T9	Т9		
ĪRQ1	PIRQ1	_	_	I	66	L8	N10	N10	N10		
				e	ТРИ						
TPUCH31	_	ECOL	_		_	_	F3	_	F3		
TPUCH30	_	ECRS	_		_	_	F4	_	F4		
TPUCH29	_	ERXCLK	_		_	_	E3	_	E3		
TPUCH28	_	ERXDV	_		_	_	E4	_	E4		
TPUCH[27:24]	_	ERXD[3:0]	_		_	_	D3, D4, C3, C4				
TPUCH23	_	ERXER	_		_	_	D5	_	D5		
TPUCH22	_	ETXCLK	_		_	_	C5	_	C5		
TPUCH21	_	ETXEN	_		_	_	D6	_	D6		
TPUCH20	_	ETXER	_		1	_	C6	_	C6		
TPUCH[19:16]		ETXD[3:0]	_		_	_	B6,B5, A5, B7	_	B6,B5, A5, B7		
TPUCH[15:0]	_	_	_		11, 10, 7:2, 159:154, 152, 151	D2, D3, C1, C2, B1, B2, A2, C3, B3,	D1, D2, C1, C2, B1, B2, A2, B3, A3,		D1, D2, C1, C2, B1, B2, A2, B3, A3,		
TCRCLK	PETPU2	_	_		12	E3	F1	F1	F1		
UTPUODIS	PETPU1	_	_		_	H10	J13	J13	J13		
LTPUODIS	PETPU0		_			G10	J14	J14	J14		
				F	EC						
EMDIO	PFECI2C2	I2C_SDA	U2RXD	I/O	_	_	_	C7	C7		
EMDC	PFECI2C3	I2C_SCL	U2TXD	0	_	_	_	D7	D7		
ECOL	_	_	_	I	_	_	_	F3	F3		

MCF523x Integrated Microprocessor Hardware Specification, Rev. 4

Table 2. MCF523x Signal Information and Muxing (continued)

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA		
ECRS	_	_	_	I	_	_	_	F4	F4		
ERXCLK	_	_	_	I	_	_	_	E3	E3		
ERXDV	_	_	_	I	_	_	_	E4	E4		
ERXD[3:0]	_	_	_	I	_	_	_	D3, D4, C3, C4	D3, D4, C3, C4		
ERXER	_	_	_	I	_	_	_	D5	D5		
ETXCLK	_	_	_	I	_	_	_	C5	C5		
ETXEN	_	_	_	0	_	_	_	D6	D6		
ETXER	_	_	_	0	_	_	_	C6	C6		
ETXD[3:0]	_	_	_	0	_	_	_	B6, B5, A5, B7	B6, B5, A5, B7		
Feature Control											
eTPU/EthENB	_	_	_	I	_	_	_	_	M4		
					l ² C						
I2C_SDA	PFECI2C1	CAN0RX	_	I/O	_	J12	L15	L15	L15		
I2C_SCL	PFECI2C0	CAN0TX	_	I/O	_	J11	L14	L14	L14		
		1	<u> </u>	D	MA	<u> </u>	<u> </u>	<u> </u>	<u> </u>		
DACK[2:0] and Please TS and DT2OUTSIZ0 and DT0 TEA and DT1II	refer to the fol JT for DACK2, OUT for DACK	llowing pins fo TSIZ1and DT 0, IRQ2 and I	or muxing: 10UT for DA DT2IN for DR	CK1,	_	_	_	_	_		
				Q	SPI						
QSPI_CS1	PQSPI4	SD_CKE	_	0	139	В7	B10	B10	B10		
QSPI_CS0	PQSPI3	_	_	0	147	A6	D9	D9	D9		
QSPI_CLK	PQSPI2	I2C_SCL	_	0	148	C5	B8	B8	B8		
QSPI_DIN	PQSPI1	I2C_SDA	_	I	149	B5	C8	C8	C8		
QSPI_DOUT	PQSPI0	_	_	0	150	A5	D8	D8	D8		
				UA	ARTs						
U2TXD	PUARTH1	CAN1TX	_	0	_	A8	D11	D11	D11		
U2RXD	PUARTH0	CAN1RX	_	I	_	A7	D10	D10	D10		
U1CTS	PUARTL7	U2CTS	_	I	_	B8	C11	C11	C11		
U1RTS	PUARTL6	U2RTS	_	0	_	C8	B11	B11	B11		
U1TXD	PUARTL5	CAN0TX	_	0	135	D9	A12	A12	A12		

Signal Descriptions

Table 2. MCF523x Signal Information and Muxing (continued)

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA		
U1RXD	PUARTL4	CAN0RX	_	I	136	D8	A11	A11	A11		
U0CTS	PUARTL3	_	_	ı	_	F3	G1	G1	G1		
U0RTS	PUARTL2	_	_	0	_	G3	НЗ	НЗ	НЗ		
U0TXD	PUARTL1	_	_	0	14	F1	H2	H2	H2		
U0RXD	PUARTL0	_	_	I	13	F2	G2	G2	G2		
DMA Timers											
DT3IN	PTIMER7	U2CTS	QSPI_CS2	I	_	H14	J15	J15	J15		
DT3OUT	PTIMER6	U2RTS	QSPI_CS3	0	_	G14	J16	J16	J16		
DT2IN	PTIMER5	DREQ2	DT2OUT	ı	_	M9	P10	P10	P10		
DT2OUT	PTIMER4	DACK2	_	0	_	L9	R10	R10	R10		
DT1IN	PTIMER3	DREQ1	DT1OUT	ı	_	L6	P7	P7	P7		
DT1OUT	PTIMER2	DACK1	_	0	_	M6	R7	R7	R7		
DT0IN	PTIMER1	DREQ0	_	I	_	E4	G4	G4	G4		
DT0OUT	PTIMER0	DACK0	_	0	_	F4	G3	G3	G3		
				BDM	/JTAG ²						
DSCLK	_	TRST	_	ı	70	N9	N11	N11	N11		
PSTCLK	_	TCLK	_	0	68	P9	T10	T10	T10		
BKPT	_	TMS	_	I	71	P10	P11	P11	P11		
DSI	_	TDI	_	I	73	M10	T11	T11	T11		
DSO	_	TDO	_	0	72	N10	R11	R11	R11		
JTAG_EN		_	_	I	78	K9	N13	N13	N13		
DDATA[3:0]	I	_	_	0	_	M12, N12, P12, L11	N14, P14, T13, R13				
PST[3:0]	_	_	_	0	77:74	M11, N11, P11, L10	T12, R12, P12, N12	T12, R12, P12, N12	T12, R12, P12, N12		

Table 2. MCF523x Signal Information and Muxing (continued)

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA		
Test											
TEST	_	_	_	I	18	F5	J4	J4	J4		
PLL_TEST	_	_	_	I	_		R14	R14	R14		
			F	ower	Supplies						
VDDPLL	_	_	_	I	87	M13		P15			
VSSPLL	_	_	_	I	84	L14		R15			
OVDD	_	_	_	I	1, 9, 17, 32, 41, 55, 62, 69, 81, 90, 95, 105, 114, 128, 132, 138, 146	E5, E7, E10, F7, F9, G6, G8, H7, H8, H9, J6, J8, J10, K5, K6, K8	G12, H5, H6 J12, K5, K	7:10, F12, G 6, H11, H12, 6, K11, K12, L12, M6:M11	J5, J6, J11, L5, L7:10,		
VSS	_	_	_	I	8, 16, 25, 31, 40, 54, 61, 67, 80, 88, 94, 104, 113, 127, 131, 137, 145, 153, 160	E6, E9, F6, F8, F10,	G7:10, H7:	E5, E12, F6, 10, J1, J7:10 M12, N16, T	, K7:10, L6,		
VDD	_	_	_	I	15, 53, 103, 144	D6, F11, G4, L4	A	8, G16, H1, T	Г5		

Refers to pin's primary function. All pins which are configurable for GPIO have a pullup enabled in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

5 Design Recommendations

5.1 Layout

- Use a 4-layer printed circuit board with the VDD and GND pins connected directly to the power and ground planes for the MCF523x.
- See application note AN1259, System Design and Layout Techniques for Noise Reduction in Processor-Based Systems.
- Match the PC layout trace width and routing to match trace length to operating frequency and board impedance. Add termination (series or therein) to the traces to dampen reflections. Increase the PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing.


If JTAG_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

5.2 **Power Supply**

33 μ F, 0.1 μ F, and 0.01 μ F across each power supply

Supply Voltage Sequencing and Separation Cautions 5.2.1

Figure 1 shows situations in sequencing the I/O V_{DD} (OV_{DD}), PLL V_{DD} (V_{DDPLL}), and Core V_{DD} (V_{DD}). OV_{DD} is specified relative to V_{DD} .



- 1. VDD should not exceed OVDD or VDDPLL by more than 0.4 V at any time, including power-up.
- 2. Recommended that VDD should track OVDD/VDDPLL up to 0.9 V. then separate for completion of ramps.
- 3. Input voltage must not be greater than the supply voltage (OVDD, VDD, or VDDPLL) by more than 0.5 V at any time, including during power-up.
- 4. Use 1 ms or slower rise time for all supplies.

Figure 1. Supply Voltage Sequencing and Separation Cautions

5.2.1.1 **Power Up Sequence**

If OV_{DD} is powered up with V_{DD} at 0 V, then the sense circuits in the I/O pads cause all pad output drivers connected to the OV_{DD} to be in a high impedance state. There is no limit on how long after OV_{DD} powers up before V_{DD} must power up. V_{DD} should not lead the OV_{DD} or V_{DDPLL} by more than 0.4 V during power ramp-up, or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 µs to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

- 1. Use 1 ms or slower rise time for all supplies.
- 2. V_{DD} and OV_{DD}/V_{DDPLL} should track up to 0.9 V, then separate for the completion of ramps with OV_{DD} going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.

5.7 Interface Recommendations

5.7.1 SDRAM Controller

5.7.1.1 SDRAM Controller Signals in Synchronous Mode

Table 3 shows the behavior of SDRAM signals in synchronous mode.

Table 3. Synchronous DRAM Signal Connections

Signal	Description
SD_SRAS	Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be latched by the SDRAM. $\overline{SD_SRAS}$ should be connected to the corresponding SDRAM $\overline{SD_SRAS}$. Do not confuse $\overline{SD_SRAS}$ with the DRAM controller's $\overline{SD_CS}$ [1:0], which should not be interfaced to the SDRAM $\overline{SD_SRAS}$ signals.
SD_SCAS	Synchronous column address strobe. Indicates a valid column address is present and can be latched by the SDRAM. SD_SCAS should be connected to the corresponding signal labeled SD_SCAS on the SDRAM.
DRAMW	DRAM read/write. Asserted for write operations and negated for read operations.
SD_CS[1:0]	Row address strobe. Select each memory block of SDRAMs connected to the MCF523x. One SD_CS signal selects one SDRAM block and connects to the corresponding CS signals.
SD_CKE	Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can enter a power-down mode where operations are suspended or they can enter self-refresh mode. SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing, setting COC allows SD_CKE to provide command-bit functionality.
BS[3:0]	Column address strobe. For synchronous operation, $\overline{BS}[3:0]$ function as byte enables to the SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs.
CLKOUT	Bus clock output. Connects to the CLK input of SDRAMs.

5.7.1.2 Address Multiplexing

See the SDRAM controller module chapter in the *MCF5235 Reference Manual* for details on address multiplexing.

5.7.2 Ethernet PHY Transceiver Connection

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R_CNTRL[MII_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 4.

Table 4. MII Mode

Signal Description	MCF523x Pin
Transmit clock	ETXCLK
Transmit enable	ETXEN
Transmit data	ETXD[3:0]

MCF523x Integrated Microprocessor Hardware Specification, Rev. 4

6.2.2 Package Dimensions—256 MAPBGA

Figure 7 shows MCF5235CVMxxx, MCF5234CVMxxx, and MCF5233CVMxx package dimensions.




Figure 7. 256 MAPBGA Package Outline

6.3 Pinout—160 QFP

Figure 8 shows a pinout of the MCF5232CABxxx package.





Figure 8. MCF5232CABxxx Pinout (160 QFP)

6.4 Package Dimensions—160 QFP

Figure 9 shows MCF5232CAB80 package dimensions.



Case 864A-03

Figure 9. 160 QFP Package Dimensions

Electrical Characteristics

Table 9. DC Electrical Specifications¹ (continued)

Characteristic	Symbol	Min	Typical	Max	Unit
Input Capacitance ³ All input-only pins All input/output (three-state) pins	C _{in}		_	7 7	pF
Load Capacitance ⁴ Low drive strength High drive strength	C _L			25 50	pF pF
Core Operating Supply Current ⁵ Master Mode	I _{DD}	_	135	150	mA
Pad Operating Supply Current Master Mode Low Power Modes	Ol _{DD}		100 TBD	_	mA μA
DC Injection Current ^{3, 6, 7, 8} V _{NEGCLAMP} = V _{SS} - 0.3 V, V _{POSCLAMP} = V _{DD} + 0.3 Single Pin Limit Total processor Limit, Includes sum of all stressed pins	I _{IC}	-1.0 -10		1.0 10	mA mA

Refer to Table 10 for additional PLL specifications.

Refer to the MCF5235 signals section for pins having weak internal pull-up devices.

This parameter is characterized before qualification rather than 100% tested.

⁴ pF load ratings are based on DC loading and are provided as an indication of driver strength. High speed interfaces require transmission line analysis to determine proper drive strength and termination. See <u>High Speed Signal Propagation</u>: <u>Advanced Black Magic</u> by Howard W. Johnson for design guidelines.

Current measured at maximum system clock frequency, all modules active, and default drive strength with matching load.

⁶ All functional non-supply pins are internally clamped to V_{SS} and their respective V_{DD}.

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Insure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption. Also, at power-up, system clock is not present during the power-up sequence until the PLL has attained lock.

Electrical Characteristics

- This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- Assuming a reference is available at power up, lock time is measured from the time V_{DD} and V_{DDSYN} are valid to RSTOUT negating. If the crystal oscillator is being used as the reference for the PLL, then the crystal start up time must be added to the PLL lock time to determine the total start-up time.

 $t_{|p||} = (64 * 4 * 5 + 5 \times \tau) \times T_{ref}$, where $T_{ref} = 1/F_{ref_crystal} = 1/F_{ref_ext} = 1/F_{ref_1:1}$, and $\tau = 1.57 \times 10^{-6} \times 2 (MFD + 2)$.

10 PLL is operating in 1:1 PLL mode.

- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys/2}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.
- Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.
- 13 Modulation percentage applies over an interval of $10\mu s$, or equivalently the modulation rate is 100KHz.
- Modulation rate selected must not result in f_{sys/2} value greater than the f_{sys/2} maximum specified value. Modulation range determined by hardware design.

¹⁵ $f_{\text{SVS/2}} = f_{\text{ico}} / (2 \cdot 2^{\text{RFD}})$

7.5 External Interface Timing Characteristics

Table 11 lists processor bus input timings.

NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.

Table 11. Processor Bus Input Timing Specifications

Name	Characteristic ¹	Symbol	Min	Max	Unit			
freq	System bus frequency	f _{sys/2}	50	75	MHz			
В0	CLKOUT period	t _{cyc}	_	1/75	ns			
	Control Inputs							
B1a	Control input valid to CLKOUT high ²	t _{CVCH}	9	_	ns			
B1b	BKPT valid to CLKOUT high ³	t _{BKVCH}	9	_	ns			
B2a	CLKOUT high to control inputs invalid ²	t _{CHCII}	0	_	ns			
B2b	CLKOUT high to asynchronous control input BKPT invalid ³	t _{BKNCH}	0	_	ns			
	Data Inputs							
B4	Data input (D[31:0]) valid to CLKOUT high	t _{DIVCH}	4	_	ns			
B5	CLKOUT high to data input (D[31:0]) invalid	t _{CHDII}	0	_	ns			

Timing specifications are tested using full drive strength pad configurations in a 50ohm transmission line environment..

Refer to figure A-19.

TEA and TA pins are being referred to as control inputs.

Electrical Characteristics

Table 12. External Bus Output Timing Specifications (continued)

Name	Characteristic	Symbol	Min	Max	Unit
	Address and Attribute C	Outputs			
B8	CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) valid	t _{CHAV}	_	9	ns
В9	CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalid	t _{CHAI}	1.5	_	ns
	Data Outputs				
B11	CLKOUT high to data output (D[31:0]) valid	t _{CHDOV}	_	9	ns
B12	CLKOUT high to data output (D[31:0]) invalid	t _{CHDOI}	1.5	_	ns
B13	CLKOUT high to data output (D[31:0]) high impedance	t _{CHDOZ}	_	9	ns

CS transitions after the falling edge of CLKOUT.

BS transitions after the falling edge of CLKOUT.

OE transitions after the falling edge of CLKOUT.




Figure 13 shows an SRAM bus cycle terminated by TEA showing timings listed in Table 12.

Figure 13. SRAM Read Bus Cycle Terminated by TEA

(B2a

TEA




Figure 16. GPIO Timing

7.8 Reset and Configuration Override Timing

Table 15. Reset and Configuration Override Timing $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = T_L \text{ to } T_H)^1$

NUM	Characteristic	Symbol	Min	Max	Unit
R1	RESET Input valid to CLKOUT High	t _{RVCH}	9	_	ns
R2	CLKOUT High to RESET Input invalid	t _{CHRI}	1.5	_	ns
R3	RESET Input valid Time ²	t _{RIVT}	5	_	t _{CYC}
R4	CLKOUT High to RSTOUT Valid	t _{CHROV}	_	10	ns
R5	RSTOUT valid to Config. Overrides valid	t _{ROVCV}	0	_	ns
R6	Configuration Override Setup Time to RSTOUT invalid	t _{cos}	20	_	t _{CYC}
R7	Configuration Override Hold Time after RSTOUT invalid	t _{COH}	0	_	ns
R8	RSTOUT invalid to Configuration Override High Impedance	t _{ROICZ}	_	1	t _{CYC}

All AC timing is shown with respect to 50% V_{DD} levels unless otherwise noted.

During low power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously to the system. Thus, RESET must be held a minimum of 100 ns.




Figure 17. RESET and Configuration Override Timing

Refer to the chip configuration module (CCM) chapter in the device's reference manual for more information.

7.10.4 MII Serial Management Channel Timing (EMDIO and EMDC)

Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Num	Characteristic	Min	Max	Unit
M10	EMDC falling edge to EMDIO output invalid (minimum propagation delay)	0	_	ns
M11	EMDC falling edge to EMDIO output valid (max prop delay)	_	25	ns
M12	EMDIO (input) to EMDC rising edge setup	10	_	ns
M13	EMDIO (input) to EMDC rising edge hold	0	_	ns
M14	EMDC pulse width high	40%	60%	MDC period
M15	EMDC pulse width low	40%	60%	MDC period

Figure 22 shows MII serial management channel timings listed in Table 21.




Figure 22. MII Serial Management Channel Timing Diagram

7.13 JTAG and Boundary Scan Timing

Table 24. JTAG and Boundary Scan Timing

Num	Characteristics ¹	Symbol	Min	Max	Unit
J1	TCLK Frequency of Operation	f _{JCYC}	DC	1/4	f _{sys/2}
J2	TCLK Cycle Period	t _{JCYC}	4	_	t _{CYC}
J3	TCLK Clock Pulse Width	t _{JCW}	26	_	ns
J4	TCLK Rise and Fall Times	t _{JCRF}	0	3	ns
J5	Boundary Scan Input Data Setup Time to TCLK Rise	t _{BSDST}	4	_	ns
J6	Boundary Scan Input Data Hold Time after TCLK Rise	t _{BSDHT}	26	_	ns
J7	TCLK Low to Boundary Scan Output Data Valid	t _{BSDV}	0	33	ns
J8	TCLK Low to Boundary Scan Output High Z	t _{BSDZ}	0	33	ns
J9	TMS, TDI Input Data Setup Time to TCLK Rise	t _{TAPBST}	4	_	ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise	t _{TAPBHT}	10	_	ns
J11	TCLK Low to TDO Data Valid	t _{TDODV}	0	26	ns
J12	TCLK Low to TDO High Z	t _{TDODZ}	0	8	ns
J13	TRST Assert Time	t _{TRSTAT}	100	_	ns
J14	TRST Setup Time (Negation) to TCLK High	t _{TRSTST}	10	_	ns

¹ JTAG_EN is expected to be a static signal. Hence, specific timing is not associated with it.




Figure 24. Test Clock Input Timing




Figure 25. Boundary Scan (JTAG) Timing





Figure 26. Test Access Port Timing



7.14 Debug AC Timing Specifications

Table 25 lists specifications for the debug AC timing parameters shown in Figure 29.

Table 25. Debug AC Timing Specification

Num	Characteristic	150 MHz		Units
Nulli		Min	Max	Offics
DE0	PSTCLK cycle time	_	0.5	t _{cyc}
DE1	PST valid to PSTCLK high	4		ns
DE2	PSTCLK high to PST invalid	1.5	_	ns
DE3	DSCLK cycle time	5	_	t _{cyc}
DE4	DSI valid to DSCLK high	1	_	t _{cyc}
DE5 ¹	DSCLK high to DSO invalid	4	_	t _{cyc}
DE6	BKPT input data setup time to CLKOUT rise	4	_	ns
DE7	CLKOUT high to BKPT high Z	0	10	ns

DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 28 shows real-time trace timing for the values in Table 25.




Figure 28. Real-Time Trace AC Timing

Figure 29 shows BDM serial port AC timing for the values in Table 25.

Document Revision History

MCF523x Integrated Microprocessor Hardware Specification, Rev. 4

How to Reach Us:

Home Page:

www.freescale.com

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF5235EC

Rev. 4 08/2009 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

