



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, SPI, UART/USART
Peripherals	DMA, WDT
Number of I/O	97
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 1.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf5234cvm150

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Signal Descriptions

Table 2. MCF523x Signal Inform	nation and Muxing (continued)
--------------------------------	-------------------------------

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA
SD_WE	PSDRAM5	_	—	0	93	K13	L13	L13	L13
SD_SCAS	PSDRAM4		_	0	92	K12	M15	M15	M15
SD_SRAS	PSDRAM3			0	91	K11	M14	M14	M14
SD_CKE	PSDRAM2	_	—	0	_	E8	C10	C10	C10
SD_CS[1:0]	PSDRAM[1:0]	_	_	0	_	L12, L13	N15, M13	N15, M13	N15, M13
			Exte	rnal In	terrupts Port				
IRQ[7:3]	PIRQ[7:3]	_	—	I	IRQ7=64 IRQ4=65	N7, M7, L7, P8, N8	R8, T8, N9, P9, R9	R8, T8, N9, P9, R9	R8, T8, N9, P9, R9
IRQ2	PIRQ2	DREQ2		I	_	M8	Т9	Т9	Т9
IRQ1	PIRQ1	_		I	66	L8	N10	N10	N10
				e	TPU				
TPUCH31	—	ECOL	—		—	—	F3	—	F3
TPUCH30	—	ECRS			_	—	F4	—	F4
TPUCH29		ERXCLK			_		E3		E3
TPUCH28	_	ERXDV	_		_	_	E4	—	E4
TPUCH[27:24]	—	ERXD[3:0]	—		_	—	D3, D4, C3, C4	—	D3, D4, C3, C4
TPUCH23	—	ERXER	—			—	D5	—	D5
TPUCH22	—	ETXCLK	—		_	—	C5	—	C5
TPUCH21	—	ETXEN	—		—	—	D6	—	D6
TPUCH20	—	ETXER	—		_	—	C6	—	C6
TPUCH[19:16]	—	ETXD[3:0]	—		—	—	B6,B5, A5, B7	—	B6,B5, A5, B7
TPUCH[15:0]	_	_	_		11, 10, 7:2, 159:154, 152, 151	E2, E1, D1 D2, D3, C1, C2, B1, B2, A2, C3, B3, A3, A4, C4, BR	F2, E1, E2, D1, D2, C1, C2, B1, B2, A2, B3, A3, B4, A4, A6, A7	F2, E1, E2, D1, D2, C1, C2, B1, B2, A2, B3, A3, B4, A4, A6, A7	F2, E1, E2, D1, D2, C1, C2, B1, B2, A2, B3, A3, B4, A4, A6, A7
TCRCLK	PETPU2	_	—		12	E3	F1	F1	F1
UTPUODIS	PETPU1	—	—			H10	J13	J13	J13
LTPUODIS	PETPU0	—	—		—	G10	J14	J14	J14
				F	EC				
EMDIO	PFECI2C2	I2C_SDA	U2RXD	I/O				C7	C7
EMDC	PFECI2C3	I2C_SCL	U2TXD	0	_	_	_	D7	D7
ECOL	—	—	—	I	_	—	—	F3	F3

Signal Descriptions

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA		
ECRS	_	—	—	I	_	_	_	F4	F4		
ERXCLK	_	—	—	I	_	_	_	E3	E3		
ERXDV		—	—	I	_			E4	E4		
ERXD[3:0]	_	_	—	I	_	_	_	D3, D4, C3, C4	D3, D4, C3, C4		
ERXER	_	—	—	I	_	_	_	D5	D5		
ETXCLK	_	—	—	I	_	_	_	C5	C5		
ETXEN	_	—	—	0	_	_	_	D6	D6		
ETXER	_			0	_	_	_	C6	C6		
ETXD[3:0]	_	_	_	0	_	_	_	B6, B5, A5, B7	B6, B5, A5, B7		
Feature Control											
eTPU/EthENB		—	_	Ι	_	_	_	—	M4		
		I			² C			1			
I2C_SDA	PFECI2C1	CAN0RX	_	I/O	_	J12	L15	L15	L15		
I2C_SCL	PFECI2C0	CAN0TX		I/O	_	J11	L14	L14	L14		
		I		D	MA			1			
DACK[2:0] and Please TS and DT2OL TSIZ0 and DT0 TEA and DT1II	DREQ[2:0] do r e refer to the fol JT for DACK2, OUT for DACK N for DREQ1, a	not have a dec lowing pins fo TSIZ1and DT 0, IRQ2 and I and TIP and I	dicated bond p or muxing: 1OUT for DA DT2IN for DR DT0IN for DR	pads. .CK1, .EQ2, .EQ0.	_	_	_	—	—		
				Q	SPI						
QSPI_CS1	PQSPI4	SD_CKE	—	0	139	B7	B10	B10	B10		
QSPI_CS0	PQSPI3	—	—	0	147	A6	D9	D9	D9		
QSPI_CLK	PQSPI2	I2C_SCL	—	0	148	C5	B8	B8	B8		
QSPI_DIN	PQSPI1	I2C_SDA	_	I	149	B5	C8	C8	C8		
QSPI_DOUT	PQSPI0	—	_	0	150	A5	D8	D8	D8		
			· · · · · · · · · · · · · · · · · · ·	UA	RTs						
U2TXD	PUARTH1	CAN1TX	—	0	—	A8	D11	D11	D11		
U2RXD	PUARTH0	CAN1RX	—	Ι	—	A7	D10	D10	D10		
U1CTS	PUARTL7	U2CTS	—	Ι	—	B8	C11	C11	C11		
U1RTS	PUARTL6	U2RTS	—	0	—	C8	B11	B11	B11		
U1TXD	PUARTL5	CAN0TX	—	0	135	D9	A12	A12	A12		

Table 2. MCF523x Signal Information and Muxing (continued)

Signal Descriptions

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5232 160 QFP	MCF5232 196 MAPBGA	MCF5233 256 MAPBGA	MCF5234 256 MAPBGA	MCF5235 256 MAPBGA			
U1RXD	PUARTL4	CANORX	—	I	136	D8	A11	A11	A11			
UOCTS	PUARTL3	—	—	I	—	F3	G1	G1	G1			
UORTS	PUARTL2	_		0	_	G3	H3	H3	H3			
U0TXD	PUARTL1	—	—	0	14	F1	H2	H2	H2			
UORXD	PUARTL0	—	—	I	13	F2	G2	G2	G2			
DMA Timers												
DT3IN	PTIMER7	U2CTS	QSPI_CS2	I	—	H14	J15	J15	J15			
DT3OUT	PTIMER6	U2RTS	QSPI_CS3	0	—	G14	J16	J16	J16			
DT2IN	PTIMER5	DREQ2	DT2OUT	I	—	M9	P10	P10	P10			
DT2OUT	PTIMER4	DACK2	—	0	—	L9	R10	R10	R10			
DT1IN	PTIMER3	DREQ1	DT1OUT	I	—	L6	P7	P7	P7			
DT1OUT	PTIMER2	DACK1	—	0	—	M6	R7	R7	R7			
DT0IN	PTIMER1	DREQ0	—	I	—	E4	G4	G4	G4			
DTOOUT	PTIMER0	DACK0	—	0	—	F4	G3	G3	G3			
				BDM	/JTAG ²							
DSCLK		TRST	—	I	70	N9	N11	N11	N11			
PSTCLK	_	TCLK	—	0	68	P9	T10	T10	T10			
BKPT	_	TMS	—	I	71	P10	P11	P11	P11			
DSI	_	TDI	—	I	73	M10	T11	T11	T11			
DSO	_	TDO	—	0	72	N10	R11	R11	R11			
JTAG_EN	_	—	—	I	78	K9	N13	N13	N13			
DDATA[3:0]	—	—	—	0	—	M12, N12, P12, L11	N14, P14, T13, R13	N14, P14, T13, R13	N14, P14, T13, R13			
PST[3:0]		_	—	0	77:74	M11, N11, P11, L10	T12, R12, P12, N12	T12, R12, P12, N12	T12, R12, P12, N12			

Table 2. MCF523x Signal Information and Muxing (continued)

Design Recommendations

5.2 Power Supply

• 33 μ F, 0.1 μ F, and 0.01 μ F across each power supply

5.2.1 Supply Voltage Sequencing and Separation Cautions

Figure 1 shows situations in sequencing the I/O V_{DD} (OV_{DD}), PLL V_{DD} (V_{DDPLL}), and Core V_{DD} (V_{DD}). OV_{DD} is specified relative to V_{DD} .



Figure 1. Supply Voltage Sequencing and Separation Cautions

5.2.1.1 Power Up Sequence

If OV_{DD} is powered up with V_{DD} at 0 V, then the sense circuits in the I/O pads cause all pad output drivers connected to the OV_{DD} to be in a high impedance state. There is no limit on how long after OV_{DD} powers up before V_{DD} must power up. V_{DD} should not lead the OV_{DD} or V_{DDPLL} by more than 0.4 V during power ramp-up, or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 µs to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

- 1. Use 1 ms or slower rise time for all supplies.
- 2. V_{DD} and OV_{DD}/V_{DDPLL} should track up to 0.9 V, then separate for the completion of ramps with OV_{DD} going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.

Design Recommendations

Signal Description	MCF523 <i>x</i> Pin
Transmit error	ETXER
Collision	ECOL
Carrier sense	ECRS
Receive clock	ERXCLK
Receive enable	ERXDV
Receive data	ERXD[3:0]
Receive error	ERXER
Management channel clock	EMDC
Management channel serial data	EMDIO

Table 4.	MII	Mode	(continued)
----------	-----	------	-------------

The serial mode interface operates in what is generally referred to as AMD mode. The MCF523x configuration for seven-wire serial mode connections to the external transceiver are shown in Table 5.

Signal Description	MCF523 <i>x</i> Pin
Transmit clock	ETXCLK
Transmit enable	ETXEN
Transmit data	ETXD[0]
Collision	ECOL
Receive clock	ERXCLK
Receive enable	ERXDV
Receive data	ERXD[0]
Unused, configure as PB14	ERXER
Unused input, tie to ground	ECRS
Unused, configure as PB[13:11]	ERXD[3:1]
Unused output, ignore	ETXER
Unused, configure as PB[10:8]	ETXD[3:1]
Unused, configure as PB15	EMDC
Input after reset, connect to ground	EMDIO

Table 5. Seven-Wire Mode Configuration

Refer to the M523*x*EVB evaluation board user's manual for an example of how to connect an external PHY. Schematics for this board are accessible at the MCF5235 site by navigating to: http://www.freescale.com/coldfire.

6.2 Package Dimensions—196 MAPBGA

Figure 3 shows MCF5232CVMxxx package dimensions.



Figure 3. 196 MAPBGA Package Dimensions (Case No. 1128A-01)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	VSS	TPUCH6	TPUCH4	TPUCH2	TPUCH17/ ETXD1	TPUCH1	TPUCH0	VDD	BS1	BSO	U1RXD/ CAN0RX	U1TXD/ CAN0TX	CS6	CS4	A21	VSS	A
В	TPUCH8	TPUCH7	TPUCH5	TPUCH3	TPUCH18/ ETXD2	TPUCH19/ ETXD3	TPUCH16/ ETXD0	QSPI_ CLK	BS2	QSPI_ CS1	U1RTS	CS3	CS1	A23	A20	A19	В
с	TPUCH10	TPUCH9	TPUCH25/ ERXD1	TPUCH24/ ERXD0	TPUCH22/ ETXCLK	TPUCH20/ ETXER	I2C_SDA/ U2RXD/ EMDIO	QSPI_ DIN	BS3	SD_CKE	U1CTS	CS7	CS5	A22	A18	A17	с
D	TPUCH12	TPUCH11	TPUCH27/ ERXD3	TPUCH26/ ERXD2	TPUCH23/ ERXER	TPUCH21/ ETXEN	I2C_SCL/ U2TXD/ EMDC	QSPI_ DOUT	QSPI_ CS0	U2RXD/ CAN1RX	U2TXD/ CAN1TX	CS2	CS0	A14	A15	A16	D
E	TPUCH14	TPUCH13	TPUCH29/ ERXCLK	TPUCH2/ ERXDV	VSS	OVDD	OVDD	OVDD	OVDD	OVDD	OVDD	VSS	A10	A11	A12	A13	E
F	TCRCLK	TPUCH15	TPUCH31/ ECOL	TPUCH30/ ECRS	OVDD	VSS	OVDD	OVDD	OVDD	OVDD	VSS	OVDD	A7	A8	A9	VSS	F
G	UOCTS	U0RXD	DT0OUT	DT0IN	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	A4	A5	A6	VDD	G
н	VDD	U0TXD	UORTS	NC	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	A0	A1	A2	A3	н
J	VSS	CLK MOD0	CLK MOD1	TEST	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	utpu Odis	LTPU ODIS	DT3IN	DT3OUT	J
к	D28	D29	D30	D31	OVDD	OVDD	VSS	VSS	VSS	VSS	OVDD	OVDD	TEA	TA	TIP	TS	к
L	D24	D25	D26	D27	OVDD	VSS	OVDD	OVDD	OVDD	OVDD	VSS	OVDD	SD_WE	I2C_SCL/ CAN0TX	I2C_SDA/ CAN0RX	R/W	L
М	D21	D22	D23	eTPU/ EthENB	VSS	OVDD	OVDD	OVDD	OVDD	OVDD	OVDD	VSS	SD_CS0	SD_ SRAS	SD_ SCAS	CLKOUT	М
N	D19	D20	D13	D9	NC	D3	D0	TSIZ1	IRQ5	IRQ1	TRST/ DSCLK	PST0	JTAG_ EN	DDATA3	SD_CS1	VSS	N
Ρ	D17	D18	D12	D8	D5	D2	DT1IN	TSIZ0	IRQ4	DT2IN	TMS/ BKPT	PST1	RCON	DDATA2	VDDPLL	EXTAL	Ρ
R	D16	D15	D11	D7	D4	D1	DT10UT	IRQ7	IRQ3	DT2OUT	TDO/ DSO	PST2	DDATA0	PLL_ TEST	VSSPLL	XTAL	R
т	VSS	D14	D10	D6	VDD	VSS	ŌE	IRQ6	IRQ2	TCLK/ PSTCLK	TDI/DSI	PST3	DDATA1	RSTOUT	RESET	VSS	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 6. MCF5235CVMxxx Pinout (256 MAPBGA)

6.2.2 Package Dimensions—256 MAPBGA

Figure 7 shows MCF5235CVMxxx, MCF5234CVMxxx, and MCF5233CVMxx package dimensions.



Figure 7. 256 MAPBGA Package Outline

6.4 Package Dimensions—160 QFP

Figure 9 shows MCF5232CAB80 package dimensions.



Figure 9. 160 QFP Package Dimensions

6.5 Ordering Information

Table 6. Orderable	Part Numbers
--------------------	--------------

Freescale Part Number	Description	Package	Speed	Lead-Free?	Temperature
MCF5232CAB80	MCF5232 RISC Microprocessor	160 QFP	80MHz	Yes	-40° to $+85^{\circ}$ C
MCF5232CVM100	MCF5232 RISC Microprocessor	196 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5232CVM150	MCF5232 RISC Microprocessor	196 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5233CVM100	MCF5233 RISC Microprocessor	256 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5233CVM150	MCF5233 RISC Microprocessor	256 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5234CVM100	MCF5234 RISC Microprocessor	256 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5234CVM150	MCF5234 RISC Microprocessor	256 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5235CVM100	MCF5235 RISC Microprocessor	256 MAPBGA	100MHz	Yes	-40° to $+85^{\circ}$ C
MCF5235CVM150	MCF5235 RISC Microprocessor	256 MAPBGA	150MHz	Yes	-40° to $+85^{\circ}$ C
MCF5235CVF150	MCF5235 RISC Microprocessor,	256 MAPBGA	150MHz	No	-40° to $+85^{\circ}$ C

7 Electrical Characteristics

This chapter contains electrical specification tables and reference timing diagrams for the MCF5235 microcontroller unit. This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of MCF5235.

NOTE

The parameters specified in this processor document supersede any values found in the module specifications.

7.1 Maximum Ratings

Table 7. Absolute Maximum Ratings^{1, 2}

Rating	Symbol	Value	Unit
Core Supply Voltage	V _{DD}	– 0.5 to +2.0	V
Pad Supply Voltage	OV _{DD}	- 0.3 to +4.0	V
PLL Supply Voltage	V _{DDPLL}	– 0.3 to +4.0	V
Digital Input Voltage ³	V _{IN}	– 0.3 to + 4.0	V
Instantaneous Maximum Current Single pin limit (applies to all pins) ^{3,4,5}	Ι _D	25	mA
Operating Temperature Range (Packaged)	T _A (T _L - T _H)	- 40 to 85	°C
Storage Temperature Range	T _{stg}	– 65 to 150	°C

The average chip-junction temperature (T_J) in °C can be obtained from:

$$\Gamma_{\rm J} = \Gamma_{\rm A} + (P_{\rm D} \times \Theta_{\rm JMA}) \quad (1)$$

Where:

$$\begin{split} T_A &= \text{Ambient Temperature, °C} \\ \Theta_{JMA} &= \text{Package Thermal Resistance, Junction-to-Ambient, °C/W} \\ P_D &= P_{INT} + P_{I/O} \\ P_{INT} &= I_{DD} \times V_{DD}, \text{Watts - Chip Internal Power} \\ P_{I/O} &= \text{Power Dissipation on Input and Output Pins} - User Determined} \end{split}$$

For most applications $P_{I/O} < P_{INT}$ and can be ignored. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{\rm D} = \mathbf{K} \div (\mathbf{T}_{\rm I} + 273^{\circ}C) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \Theta_{JMA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

7.3 DC Electrical Specifications

Table 9. DC Electrical Specifications¹

Characteristic	Symbol	Min	Typical	Max	Unit
Core Supply Voltage	V _{DD}	1.4	—	1.6	V
Pad Supply Voltage	OV _{DD}	3.0		3.6	V
PLL Supply Voltage	V _{DDPLL}	3.0	_	3.6	V
Input High Voltage	V _{IH}	$0.7 \times \mathrm{OV}_\mathrm{DD}$	_	3.65	V
Input Low Voltage	V _{IL}	V _{SS} – 0.3	_	$0.35\times\text{OV}_\text{DD}$	V
Input Hysteresis	V _{HYS}	$0.06\times \text{OV}_{\text{DD}}$	_	—	mV
Input Leakage Current $V_{in} = V_{DD}$ or V_{SS} , Input-only pins	l _{in}	-1.0	_	1.0	μA
High Impedance (Off-State) Leakage Current V _{in} = V _{DD} or V _{SS} , All input/output and output pins	I _{OZ}	-1.0	_	1.0	μA
Output High Voltage (All input/output and all output pins) $I_{OH} = -5.0 \text{ mA}$	V _{OH}	OV _{DD} - 0.5	_	_	V
Output Low Voltage (All input/output and all output pins) $I_{OL} = 5.0 \text{mA}$	V _{OL}	—	_	0.5	V
Weak Internal Pull Up Device Current, tested at V_{IL} Max. ²	I _{APU}	-10	_	- 130	μA

- ⁷ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- ⁸ Assuming a reference is available at power up, lock time is measured from the time V_{DD} and V_{DDSYN} are valid to RSTOUT negating. If the crystal oscillator is being used as the reference for the PLL, then the crystal start up time must be added to the PLL lock time to determine the total start-up time.
- ⁹ $t_{lpll} = (64 + 4 + 5 + 5 \times \tau) \times T_{ref}$, where $T_{ref} = 1/F_{ref_crystal} = 1/F_{ref_ext} = 1/F_{ref_1:1}$, and $\tau = 1.57 \times 10^{-6} \times 2(MFD + 2)$.
- ¹⁰ PLL is operating in 1:1 PLL mode.
- ¹¹ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys/2}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.
- ¹² Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.
- ¹³ Modulation percentage applies over an interval of 10µs, or equivalently the modulation rate is 100KHz.
- ¹⁴ Modulation rate selected must not result in f_{sys/2} value greater than the f_{sys/2} maximum specified value. Modulation range determined by hardware design.

¹⁵ $f_{sys/2} = f_{ico} / (2 \cdot 2^{RFD})$

7.5 External Interface Timing Characteristics

Table 11 lists processor bus input timings.

NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.

Name	Characteristic ¹		Min	Max	Unit
freq	System bus frequency	f _{sys/2}	50	75	MHz
B0	CLKOUT period	t _{cyc}	_	1/75	ns
	Control Inputs				
B1a	Control input valid to CLKOUT high ²	t _{CVCH}	9	—	ns
B1b	BKPT valid to CLKOUT high ³	t _{BKVCH}	9	—	ns
B2a	CLKOUT high to control inputs invalid ²	t _{CHCII}	0	—	ns
B2b	CLKOUT high to asynchronous control input BKPT invalid ³	t _{BKNCH}	0	—	ns
Data Inputs					
B4	B4 Data input (D[31:0]) valid to CLKOUT high		4	—	ns
B5	CLKOUT high to data input (D[31:0]) invalid	t _{CHDII}	0	—	ns

Table 11. Processor Bus Input Timing Specifications

¹ Timing specifications are tested using full drive strength pad configurations in a 50ohm transmission line environment..

 2 TEA and TA pins are being referred to as control inputs.

³ Refer to figure A-19.

Name	Characteristic	Symbol	Min	Max	Unit
	Address and Attribute C	Outputs			
B8	$\begin{array}{c c} B8 & \underbrace{CLKOUT \text{ high to address (A[23:0]) and control (}\overline{TS}, \\ \hline{TSIZ}[1:0], \overline{TIP}, R/W) \text{ valid} \end{array} $		_	9	ns
B9	CLKOUT high to address (A[23:0]) and control (\overline{TS} , TSIZ[1:0], TIP, R/W) invalid	1.5	_	ns	
	Data Outputs				
B11	CLKOUT high to data output (D[31:0]) valid	t _{CHDOV}	—	9	ns
B12	CLKOUT high to data output (D[31:0]) invalid	t _{CHDOI}	1.5	_	ns
B13	B13 CLKOUT high to data output (D[31:0]) high impedance t _{CHDOZ} — 9				ns

Table 12. External Bus Output Timing Specifications (continued)

CS transitions after the falling edge of CLKOUT.
 BS transitions after the falling edge of CLKOUT.
 OE transitions after the falling edge of CLKOUT.



Figure 12 shows a bus cycle terminated by \overline{TA} showing timings listed in Table 12.

Figure 12. SRAM Read Bus Cycle Terminated by TA



Figure 13 shows an SRAM bus cycle terminated by $\overline{\text{TEA}}$ showing timings listed in Table 12.

Figure 15 shows an SDRAM write cycle.



Figure 15. SDRAM Write Cycle

7.7 General Purpose I/O Timing

Table 14. GPIO Timing¹

NUM	Characteristic	Symbol	Min	Мах	Unit
G1	CLKOUT High to GPIO Output Valid	t _{CHPOV}	_	10	ns
G2	CLKOUT High to GPIO Output Invalid	t _{CHPOI}	1.5	—	ns
G3	GPIO Input Valid to CLKOUT High	t _{PVCH}	9	—	ns
G4	CLKOUT High to GPIO Input Invalid	t _{CHPI}	1.5	—	ns

¹ GPIO pins include: INT, ETPU, UART, FlexCAN, Timer, DREQn and DACKn pins.

7.10.2 MII Transmit Signal Timing (ETXD[3:0], ETXEN, ETXER, ETXCLK)

 Table 19 lists MII transmit channel timings.

The transmitter functions correctly up to a ETXCLK maximum frequency of 25 MHz +1%. The processor clock frequency must exceed twice the ETXCLK frequency.

Num	Characteristic	Min	Мах	Unit
M5	ETXCLK to ETXD[3:0], ETXEN, ETXER invalid	5	_	ns
M6	ETXCLK to ETXD[3:0], ETXEN, ETXER valid		25	ns
M7	ETXCLK pulse width high	35%	65%	ETXCLK period
M8	ETXCLK pulse width low	35%	65%	ETXCLK period

Table	19.	MII	Transmit	Signal	Timing
-------	-----	-----	----------	--------	--------

Figure 20 shows MII transmit signal timings listed in Table 19.



Figure 20. MII Transmit Signal Timing Diagram

7.10.3 MII Async Inputs Signal Timing (ECRS and ECOL)

Table 20 lists MII asynchronous inputs signal timing.

Table 20. MII Async Inputs Signal Timing

Num	Characteristic	Min	Мах	Unit
M9	ECRS, ECOL minimum pulse width	1.5	_	ETXCLK period

Figure 21 shows MII asynchronous input timings listed in Table 20.



Figure 21. MII Async Inputs Timing Diagram

7.14 Debug AC Timing Specifications

Table 25 lists specifications for the debug AC timing parameters shown in Figure 29.

Num	Characteristic		MHz	Unite	
		Min	Мах	Units	
DE0	PSTCLK cycle time	_	0.5	t _{cyc}	
DE1	PST valid to PSTCLK high	4	_	ns	
DE2	PSTCLK high to PST invalid	1.5	_	ns	
DE3	DSCLK cycle time	5	_	t _{cyc}	
DE4	DSI valid to DSCLK high	1	_	t _{cyc}	
DE5 ¹	DSCLK high to DSO invalid	4	_	t _{cyc}	
DE6	BKPT input data setup time to CLKOUT rise	4	_	ns	
DE7	CLKOUT high to BKPT high Z	0	10	ns	

Table 25. Debug AC Timing Specification

¹ DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 28 shows real-time trace timing for the values in Table 25.



Figure 28. Real-Time Trace AC Timing

Figure 29 shows BDM serial port AC timing for the values in Table 25.

Document Revision History

Rev. No.	Substantive Change(s)
1.5	 Removed Overview, Features, Modes of Operation, and Address Multiplexing sections. This information can be found in the MCF5235 Reference Manual. Removed list of documentation table in Section 8, "Documentation.". An up-to-date list is always available on our web site.
1.6	Table 9: Changed core supply voltage (V _{DD}) from 1.35-1.65 to 1.4-1.6.
1.7	Table 10: Changed max f _{ICO} frequency from "75 MHz" to "150 MHz".
1.8	 Added Section 5.2.1, "Supply Voltage Sequencing and Separation Cautions." Updated 196MAPBGA package dimensions, Figure 3.
2	 Table 2: Changed SD_CKE pin location from 139 to "—" for the 160QFP device. Changed QSPI_CS1 pin location from "—" to 139 for the 160QFP device. Figure 8: Changed pin 139 label from "SD_CKE/QSPI_CS1" to "QSPI_CS1/SD_CKE". Removed second sentence from Section 7.10.1, "MII Receive Signal Timing (ERXD[3:0], ERXDV, ERXER, and ERXCLK)," and Section 7.10.2, "MII Transmit Signal Timing (ETXD[3:0], ETXEN, ETXER, ETXCLK)," regarding no minimum frequency requirement for TXCLK. Removed third and fourth paragraphs from Section 7.10.2, "MII Transmit Signal Timing (ETXD[3:0], ETXD[3:0], ETXEN, ETXER, ETXCLK)," as this feature is not supported on this device.
3	 Section 5.2.1, "Supply Voltage Sequencing and Separation Cautions" changed PLLV_{DD} to V_{DDPLL} to match rest of document. Section 5.2.1, "Supply Voltage Sequencing and Separation Cautions" Changed V_{DDPLL} voltage level from 1.5V to 3.3V throughout section. Section 5.2.1.1, "Power Up Sequence" first bullet, changed "Use 1 µs" to "Use 1 ms". Corrected position of spec D5 in Figure 14. Table 14: Added DACKn and DREQn to footnote. Table 9, added PLL supply voltage row
4	Added part number MCF5235CVF150 in Table 6

Table 26. MCF5235EC Revision History (continued)

Document Revision History