



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, FlexIO, SPI, UART/USART, USB
Peripherals	DMA, I <sup>2</sup> S, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (64K × 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 8x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl27z64vfm4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range: -40 to 105 °C

#### Packages

- 64 LQFP 10mm x 10mm, 0.5mm pitch, 1.6mm thickness
- 36 XFBGA 3.5mm x 3.5mm, 0.5mm pitch, 0.5mm thickness
- 32 QFN 5mm x 5mm, 0.5mm pitch, 0.65mm thickness
- 64 MAPBGA 5mm x 5mm, 0.5mm pitch, 1.23mm thickness (Package Your Way)
- 48 QFN 7mm x 7mm, 0.5mm pitch, 0.65mm thickness (Package Your Way)

#### Security and Integrity

- 80-bit unique identification number per chip
- Advanced flash security
- Hardware CRC module

#### I/O

• Up to 51 general-purpose input/output pins

#### Low Power

- Down to 46 µA/MHz in very low power run mode
- Down to 1.68 µA in stop mode (RAM + RTC
  - retained)
- · Six flexible static modes

#### NOTE

The 48 QFN and 64 MAPBGA packages supporting MKLx7ZxxVFT4 and MKLx7ZxxVMP4 part numbers for this product are not yet available. However, these packages are included in Package Your Way program for Kinetis MCUs. Visit Freescale.com/KPYW for more details.

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL2xPB <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL27P64M48SF2RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL27P64M48SF2 <sup>1</sup>
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	xN87M <sup>2</sup>
Package	Package dimensions are provided in package drawings.	XFBGA 36-pin: 98ASA00708D
drawing		LQFP 64-pin: 98ASS23234W
		QFN 32-pin: 98ASA00615D
		QFN 48-pin: 98ASA00616D
		MAPBGA 64-pin: 98ASA00420D

- 1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.
- To find the associated resource, go to http://www.freescale.com and perform a search using this term with the "x" replaced by the revision of the device you are using.



## 2.1.1 ARM Cortex-M0+ core

The enhanced ARM Cortex M0+ is the member of the Cortex-M series of processors targeting microcontroller cores focused on very cost sensitive, low power applications. It has a single 32-bit AMBA AHB-Lite interface and includes an NVIC component. It also has hardware debug functionality including support for simple program trace capability. The processor supports the ARMv6-M instruction set (Thumb) architecture including all but three 16-bit Thumb opcodes (52 total) plus seven 32-bit instructions. It is upward compatible with other Cortex-M profile processors.

# 2.1.2 NVIC

The Nested Vectored Interrupt Controller supports nested interrupts and 4 priority levels for interrupts. In the NVIC, each source in the IPR registers contains two bits. It also differs in number of interrupt sources and supports 32 interrupt vectors.

The Cortex-M family uses a number of methods to improve interrupt latency to up to 15 clock cycles for Cortex-M0+. It also can be used to wake the MCU core from Wait and VLPW modes.

# 2.1.3 AWIC

The asynchronous wake-up interrupt controller (AWIC) is used to detect asynchronous wake-up events in Stop mode and signal to clock control logic to resume system clocking. After clock restarts, the NVIC observes the pending interrupt and performs the normal interrupt or event processing. The AWIC can be used to wake MCU core from Stop and VLPS modes.

Wake-up sources are listed as below:

Wake-up source	Description
Available system resets	RESET pin with filter mode disabled or enabled when LPO is its clock source, COP when its clock source is enabled. COP can also work when its clock source is enabled during Stop mode.
Low-voltage detect	Power management controller—functional in Stop mode
Low-voltage warning	Power management controller—functional in Stop mode
Pin interrupts	Port control module—any enabled pin interrupt is capable of waking the system
ADC	The ADC is functional when using internal clock source or external crystal clock
CMP0	Interrupt in normal or trigger mode

 Table 2. AWIC stop wake-up sources



Module	Bus interface clock	Internal clocks	I/O interface clocks					
l <sup>2</sup> C1	System Clock	—	I2C1_SCL					
LPUART0, LPUART1	Bus clock	LPUART0 clock	—					
		LPUART1 clock						
UART2	Bus clock	—	—					
FlexIO	Bus clock	FlexIO clock	_					
Human-machine interfaces								
GPIO	Platform clock	_	—					

Table 4.	Module clocks (	(continued)

# 2.1.7 Security

Security state can be enabled via programming flash configuration field (0x40e). After enabling device security, the SWD port cannot access the memory resources of the MCU, and ROM boot loader is also limited to access flash and not allowed to read out flash information via ROM boot loader commands.

Access interface	Secure state	Unsecure operation
SWD port	Cannot access memory source by SWD interface	The debugger can write to the Flash Mass Erase in Progress field of the MDM-AP Control register to trigger a mass erase (Erase All Blocks) command
ROM boot loader Interface (UART/I2C/SPI/USB)	Limit access to the flash, cannot read out flash content	Send "FlashEraseAllUnsecureh" command or attempt to unlock flash security using the backdoor key

This device features 80-bit unique identification number, which is programmed in factory and loaded to SIM register after power-on reset.

## 2.1.8 Power management

The Power Management Controller (PMC) expands upon ARM's operational modes of Run, Sleep, and Deep Sleep, to provide multiple configurable modes. These modes can be used to optimize current consumption for a wide range of applications. The WFI or WFE instruction invokes a Wait or a Stop mode, depending on the current configuration. For more information on ARM's operational modes, See the ARM® Cortex User Guide.



Core mode	Device mode	Descriptions
Deep sleep	Stop	In Stop mode, most peripheral clocks are disabled and placed in a static state. Stop mode retains all registers and SRAMs while maintaining Low Voltage Detection protection. In Stop mode, the ADC, CMP, LPTimer, RTC, and pin interrupts are operational. The NVIC is disabled, but the AWIC can be used to wake up from an interrupt.
	Very Low Power Stop	In VLPS mode, the contents of the SRAM are retained. The CMP (low speed), ADC, OSC, RTC, LPTMR, TPM, FlexIO, LPUART, USB, and DMA are operational, LVD and NVIC are disabled, AWIC is used to wake up from interrupt.
	Low Leakage Stop	In LLS mode, the contents of the SRAM and the 32-byte system register file are retained. The CMP (low speed), LLWU, LPTMR, and RTC are operational. The ADC, CRC, DMA, FlexIO, I2C, LPUART, MCG-Lite, NVIC, PIT, SPI, TPM, UART, USB, and COP are static, but retain their programming. The GPIO, and VREF are static, retain their programming, and continue to drive their previous values.
	Very Low Leakage Stop	In VLLS modes, most peripherals are powered off and will resume operation from their reset state when the device wakes up. The LLWU, LPTMR, and RTC are operational in all VLLS modes.
		In VLLS3, the contents of the SRAM and the 32-byte system register file are retained. The CMP (low speed), and PMC are operational. The GPIO, and VREF are not operational but continue driving.
		In VLLS1, the contents of the 32-byte system register file are retained. The CMP (low speed), and PMC are operational. The GPIO, and VREF are not operational but continue driving.
		In VLLS0, the contents of the 32-byte system register file are retained. The PMC is operational. The GPIO is not operational but continues driving. The POR detection circuit can be enabled or disabled.

## Table 6. Peripherals states in different operational modes (continued)

# 2.1.9 LLWU

The LLWU module is used to wake MCU from low leakage power mode (LLS and VLLSx) and functional only on entry into a low-leakage power mode. After recovery from LLS, the LLWU is immediately disabled. After recovery from VLLSx, the LLWU continues to detect wake-up events until the user has acknowledged the wake-up event.

This device uses 8 external wakeup pin inputs and 4 internal modules as wakeup sources to the LLWU module.

The following is internal peripheral and external pin inputs as wakeup sources to the LLWU module.



- Configurable for short and long timeout values, the longest timeout is up to 262 seconds
- Support window mode

# 2.2 Peripheral features

The following sections describe the features of each peripherals of the chip.

# 2.2.1 BME

The Bit Manipulation Engine (BME) provides hardware support for atomic readmodify-write memory operations to the peripheral address space in Cortex-M0+ based microcontrollers. It reduces up to 30% of the code size and up to 9% of the cycles for bit-oriented operations to peripheral registers.

The BME supports unsigned bit field extract, load-and-set 1-bit, load-and-clear 1-bit, bit field insert, logical AND/OR/XOR operations with byte, halfword or word-sized data type.

# 2.2.2 DMA and DMAMUX

The DMA controller module enables fast transfers of data, which provides an efficient way to move blocks of data with minimal processor interaction. The DMA controller in this device implements four channels which can be routed from up to 63 DMA request sources through DMA MUX module. Some of the peripheral request sources have asynchronous DMA capability which can be used to wake MCU from Stop mode. The peripherals which have such capability include LPUART0, LPUART1, FlexIO, TPM0-TPM2, ADC0, CMP0, PORTA-PORTE. The DMA channel 0 and 1 can be periodically triggered by PIT via DMA MUX.

Main features are listed below:

- Dual-address transfers via 32-bit master connection to the system bus and data transfers in 8-, 16-, or 32-bit blocks
- Supports programmable source and destination address and transfer size, optional modulo addressing from 16 bytes to 256 KB
- Automatic updates of source and destination addresses



# 2.2.15 USB

This device contains one USB module which implements a USB2.0 full-speed compliant peripheral and interfaces to the on-chip USBFS transceiver. It implements keep-alive feature to avoid re-enumerating when exiting from low power modes and enables HIRC48M to allow crystal-less USB operation.

The USBFS has the following features:

- USB 1.1 and 2.0 compliant full-speed device controller
- 16 bidirectional end points
- DMA or FIFO data stream interfaces
- Low-power consumption
- HIRC48 with clock-recovery is supported to eliminate the 48 MHz crystal. It is used for USB device-only implementation.
- USB keeps alive in low power mode down to VLPS and is able to wake MCU from low power mode

# 2.2.16 FlexIO

The FlexIO is a highly configurable module providing a wide range of protocols including, but not limited to UART, I2C, SPI, I2S, Camera IF, LCD RGB, PWM/ Waveform generation. The module supports programmable baud rates independent of bus clock frequency, with automatic start/stop bit generation.

The FlexIO module has the following features:

- Functional in VLPR/VLPW/Stop/VLPS mode provided the clock it is using remains enabled
- Four 32-bit double buffered shift registers with transmit, receive, and data match modes, and continuous data transfer
- The timing of the shifter' shift, load and store events are controlled by the highly flexible 16-bit timer assigned to the shifter
- Two or more shifter can be concatenated to support large data transfer sizes
- Each 16-bit timers operates independently, supports for reset, enable and disable on a variety of internal or external trigger conditions with programmable trigger polarity
- Flexible pin configuration supporting output disabled, open drain, bidirectional output data and output mode
- Supports interrupt, DMA or polled transmit/receive operation



# 2.2.17 Port control and GPIO

The Port Control and Interrupt (PORT) module provides support for port control, digital filtering, and external interrupt functions. The GPIO data direction and output data registers control the direction and output data of each pin when the pin is configured for the GPIO function. The GPIO input data register displays the logic value on each pin when the pin is configured for any digital function, provided the corresponding Port Control and Interrupt module for that pin is enabled.

The following figure shows the basic I/O pad structure. This diagram applies to all I/O pins except PTA20/RESET\_b and those configured as pseudo open-drain outputs. PTA20/RESET\_b is a true open-drain pin without p-channel output driver or diode to the ESD bus. Pseudo open-drain pins have the p-channel output driver disabled when configured for open-drain operation. None of the I/O pins, including open-drain and pseudo open-drain pins, are allowed to go above VDD.




Figure 4. I/O simplified block diagram

The PORT module has the following features:

• all PIN support interrupt enable .



#### Pinouts

64 LQFP	36 XFB GA	32 QFN	48 QFN	64 MAP BGA	Pin Name	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
50	A5	26	38	A8	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2			CMP0_OUT	
51	B4	27	39	A7	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_MOSI	EXTRG_IN		SPI0_MISO		
52	A4	28	40	B6	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_MISO	audioUSB_ SOF_OUT		SPI0_MOSI		
53	_	-	_	A6	PTC8	CMP0_IN2	CMP0_IN2	PTC8	I2C0_SCL	TPM0_CH4				
54	-	-	-	B5	PTC9	CMP0_IN3	CMP0_IN3	PTC9	I2C0_SDA	TPM0_CH5				
55	Ι	-	-	B4	PTC10	DISABLED		PTC10	I2C1_SCL					
56	-	-	-	A5	PTC11	DISABLED		PTC11	I2C1_SDA					
57	-	-	41	C3	PTD0	DISABLED		PTD0	SPI0_PCS0		TPM0_CH0		FXIO0_D0	
58	Ι	-	42	A4	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1		FXIO0_D1	
59	-	-	43	C2	PTD2	DISABLED		PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO	FXIO0_D2	
60	Ι	-	44	B3	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI	FXIO0_D3	
61	A3	29	45	A3	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI1_PCS0	UART2_RX	TPM0_CH4		FXIO0_D4	
62	B3	30	46	C1	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5		FXIO0_D5	
63	B2	31	47	B2	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI1_MOSI	LPUART0_ RX	I2C1_SDA	SPI1_MISO	FXIO0_D6	
64	A2	32	48	A2	PTD7	DISABLED		PTD7	SPI1_MISO	LPUART0_ TX	I2C1_SCL	SPI1_MOSI	FXIO0_D7	

# 4.2 Pin properties

The following table lists the pin properties.

64 LQFP	36 XFBGA	32 QFN	48 QFN	64 MAPBGA	Pin name	Driver strength	Default status after POR	Pullup/ pulldown setting after POR	Slew rate after POR	Passive pin filter after POR	Open drain	Pin interrupt
—	C1	—	—	_	PTE17	ND	HI-Z	—	FS	N	Ν	Y
	D1	—	_		PTE18	ND	Hi-Z	—	FS	N	Ν	Y



#### Pinouts

Chip signal name	Module signal name	Description	I/O
LPTMR0_ALT[3:1]	LPTMR0_ALTn	Pulse Counter Input pin	I

### Table 19. LPTMR0 signal descriptions

### Table 20. RTC signal descriptions

Chip signal name	Module signal name	Description	I/O
RTC_CLKOUT <sup>1</sup>	RTC_CLKOUT	1 Hz square-wave output or OSCERCLK	0

1. RTC\_CLKOUT can also be driven with OSCERCLK via SIM control bit SIM\_SOPT[RCTCLKOUTSEL]

## 4.3.6 Communication interfaces Table 21. USB FS OTG Signal Descriptions

Chip signal name	Module signal name	Description	I/O
USB0_DM	usb_dm	USB D- analog data signal on the USB bus.	I/O
USB0_DP	usb_dp	USB D+ analog data signal on the USB bus.	I/O
USB_CLKIN	_	Alternate USB clock input	I

### Table 22. SPI0 signal descriptions

Chip signal name	Module signal name	Description	
SPI0_MISO	MISO	Master Data In, Slave Data Out	I/O
SPI0_MOSI	MOSI	Master Data Out, Slave Data In	I/O
SPI0_SCLK	SPSCK	SPI Serial Clock	I/O
SPI0_PCS0	SS	Slave Select	I/O

### Table 23. SPI1 signal descriptions

Chip signal name	Module signal name	Description	I/O
SPI1_MISO	MISO	Master Data In, Slave Data Out	I/O
SPI1_MOSI	MOSI	Master Data Out, Slave Data In	I/O
SPI1_SCLK	SPSCK	SPI Serial Clock	I/O
SPI1_PCS0	SS	Slave Select	I/O








Figure 11. 64-pin LQFP package dimensions 1





DETAIL F



DETAIL G VIEW ROTATED 90°CW

NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THIS IS A NON-JEDEC REGISTERED PACKAGE.

A COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.

5. MIN. METAL GAP SHOULD BE 0.2 MM.

## Figure 15. 48-pin QFN package dimension 2












Figure 20. Run mode supply current vs. core frequency



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)		—	48	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

## 5.3.3.2.2 Oscillator frequency specifications Table 50. Oscillator frequency specifications

1. Other frequency limits may apply when external clock is being used as a reference for the FLL

2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.

3. Proper PC board layout procedures must be followed to achieve specifications.

4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 5.3.4 Memories and memory interfaces

## 5.3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

## 5.3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.




## 5.3.6.1.2 16-bit ADC electrical characteristics

Table 56.	16-bit ADC characteristics	$(V_{REFH} = V_{DDA})$	V <sub>REFL</sub> = V <sub>SSA</sub> )
-----------	----------------------------	------------------------	--

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	—	1.7	mA	3
ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =	
	asynchronous clock source	<ul> <li>ADLPC = 1, ADHSC = 1</li> </ul>	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
f <sub>ADACK</sub>		<ul> <li>ADLPC = 0, ADHSC = 0</li> </ul>	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter fo	r sample tirr	ies			
TUE	Total	12-bit modes	_	±2	±6.8	LSB <sup>4</sup>	5
	unadjusted error	<ul> <li>&lt;12-bit modes</li> </ul>	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	incurty	<ul> <li>&lt;12-bit modes</li> </ul>	_	±0.2	-0.3 to 0.5		
INL	Integral non-	12-bit modes	—	±0.9	-2.7 to	LSB <sup>4</sup>	5
	linearity	<ul> <li>&lt;12-bit modes</li> </ul>	_	±0.4	+1.9 -0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<ul> <li>&lt;12-bit modes</li> </ul>	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
EQ	Quantization	16-bit modes	—	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective	16-bit differential mode					6
	number of bits	• Avg = 32	12.8	14.5	—	bits	
		• Avg = 4	11.9	13.8	—	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.9	—	bits	
		• Avg = 4	11.4	13.1	_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	× ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode					7
	distortion	• Avg = 32	-	-94	_	dB	
		16-bit single-ended mode	_	-85	_	dB	



#### **Electrical characteristics**



1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

### Figure 30. SPI master mode timing (CPHA = 1)

### Table 63. SPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	—	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>periph</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1	—	t <sub>periph</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	—	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	2.5	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	3.5	—	ns	—
8	t <sub>a</sub>	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	31	ns	—
11	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	—	25	ns	—
	t <sub>FO</sub>	Fall time output				

1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).

- 2.  $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state




Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>		ns	2
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	—	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2	—	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	—	ns	_
8	t <sub>a</sub>	Slave access time	—	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	122	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	—	t <sub>periph</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	—	36	ns	-
	t <sub>FO</sub>	Fall time output				

Table 64. SPI slave mode timing on slew rate enabled pads

1. For SPI0 f<sub>periph</sub> is the bus clock (f<sub>BUS</sub>). For SPI1 f<sub>periph</sub> is the system clock (f<sub>SYS</sub>).

- 2.  $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state







- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I2C bus system, but the requirement t<sub>SU; DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU; DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
- 7.  $C_b$  = total capacitance of the one bus line in pF.

To achieve 1MHz I2C clock rates, consider the following recommendations:

- To counter the effects of clock stretching, the I2C baud Rate select bits can be configured for faster than desired baud rate.
- Use high drive pad and DSE bit should be set in PORTx\_PCRn register.
- Minimize loading on the I2C SDA and SCL pins to ensure fastest rise times for the SCL line to avoid clock stretching.
- Use smaller pull up resistors on SDA and SCL to reduce the RC time constant.

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	1 <sup>1</sup>	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26		μs
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	—	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26		μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26		μs
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	0	—	μs
Data set-up time	t <sub>SU</sub> ; DAT	50	—	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub>	120	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>2</sup>	120	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	—	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5		μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns


 Table 66.
 I <sup>2</sup>C 1Mbit/s timing

1. The maximum SCL clock frequency of 1 Mbit/s can support maximum bus loading when using the high drive pins across the full voltage range.


2.  $C_b$  = total capacitance of the one bus line in pF.



Design considerations



### Figure 41. Crystal connection – Diagram 2



## Figure 42. Crystal connection – Diagram 3




Figure 43. Crystal connection – Diagram 4

# 6.2 Software considerations

All Kinetis MCUs are supported by comprehensive Freescale and third-party hardware and software enablement solutions, which can reduce development costs and time to market. Featured software and tools are listed below. Visit http://www.freescale.com/kinetis/sw for more information and supporting collateral.

Evaluation and Prototyping Hardware

98



# 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values		
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>		
KL##	Kinetis family	• KL27		
A	Key attribute	• Z = Cortex-M0+		
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> </ul>		
R	Silicon revision	<ul> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>		
Т	Temperature range (°C)	• V = -40 to 105		
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)<sup>1</sup></li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)<sup>1</sup></li> <li>DA = 36 XFBGA (3.5 mm x 3.5 mm)</li> </ul>		
CC	Maximum CPU frequency (MHz)	• 4 = 48 MHz		
N	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>		

 Table 68. Part number fields description

1. This package for this product is not yet available. However, it is included in Package Your Way program for Kinetis MCUs. Visit freescale.com/KPYW for more details.

# 7.4 Example

This is an example part number:

MKL27Z32VLH4

# 8 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
4	28 January/ 2015	Initial public release