

Welcome to E-XFL.COM

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 7925 |
| Number of Logic Elements/Cells | 101440 |
| Total RAM Bits | 4976640 |
| Number of I/O | 210 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 324-LFBGA, CSPBGA |
| Supplier Device Package | 324-CSPBGA (15x15) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7a100t-1csg324c |

Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

| Symbol | Description | Min | Max | Units |
|--------------------|---|-----|------|-------|
| Temperature | | | | |
| T _{STG} | Storage temperature (ambient) | -65 | 150 | °C |
| T _{SOL} | Maximum soldering temperature for Pb/Sn component bodies ⁽⁶⁾ | - | +220 | °C |
| | Maximum soldering temperature for Pb-free component bodies ⁽⁶⁾ | - | +260 | °C |
| T _j | Maximum junction temperature ⁽⁶⁾ | - | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾

| Symbol | Description | Min | Typ | Max | Units |
|--|--|-------|------|-------------------------|-------|
| FPGA Logic | | | | | |
| V _{CCINT} | Internal supply voltage | 0.95 | 1.00 | 1.05 | V |
| | For -2L (0.9V) devices: internal supply voltage | 0.87 | 0.90 | 0.93 | V |
| V _{CCAUX} | Auxiliary supply voltage | 1.71 | 1.80 | 1.89 | V |
| V _{CCBRAM} | Block RAM supply voltage | 0.95 | 1.00 | 1.05 | V |
| V _{CCO} ⁽³⁾⁽⁴⁾ | Supply voltage for 3.3V HR I/O banks | 1.14 | - | 3.465 | V |
| V _{IN} ⁽⁵⁾ | I/O input voltage | -0.20 | - | V _{CCO} + 0.20 | V |
| | I/O input voltage for V _{REF} and differential I/O standards | -0.20 | - | 2.625 | V |
| I _{IN} ⁽⁶⁾ | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode. | - | - | 10 | mA |
| V _{CCBATT} ⁽⁷⁾ | Battery voltage | 1.0 | - | 1.89 | V |
| GTP Transceiver | | | | | |
| V _{MGTAVCC} ⁽⁸⁾⁽⁹⁾ | Analog supply voltage for the GTP transmitter and receiver circuits | 0.97 | 1.0 | 1.03 | V |
| V _{MGTAVTT} ⁽⁸⁾⁽⁹⁾ | Analog supply voltage for the GTP transmitter and receiver termination circuits | 1.17 | 1.2 | 1.23 | V |
| XADC | | | | | |
| V _{CCADC} | XADC supply relative to GNDADC | 1.71 | 1.80 | 1.89 | V |
| V _{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

| Symbol | Description | Min | Typ | Max | Units |
|--------------------|---|-----|-----|-----|-------|
| Temperature | | | | | |
| T _j | Junction temperature operating range for commercial (C) temperature devices | 0 | – | 85 | °C |
| | Junction temperature operating range for extended (E) temperature devices | 0 | – | 100 | °C |
| | Junction temperature operating range for industrial (I) temperature devices | –40 | – | 100 | °C |

Notes:

1. All voltages are relative to ground.
2. For the design of the power distribution system consult [UG483](#), *7 Series FPGAs PCB Design and Pin Planning Guide*.
3. Configuration data is retained even if V_{CCO} drops to 0V.
4. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5. The lower absolute voltage specification always applies.
6. A total of 200 mA per bank should not be exceeded.
7. V_{CCBATT} is required only when using bitstream encryption. If battery is not used, connect V_{CCBATT} to either ground or V_{CCCAUX}.
8. Each voltage listed requires the filter circuit described in [UG482](#): *7 Series FPGAs GTP Transceiver User Guide*.
9. Voltages are specified for the temperature range of T_j = 0°C to +85°C.

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol | Description | Min | Typ ⁽¹⁾ | Max | Units |
|-------------------------------------|---|------|--------------------|-----|-------|
| V _{DRINT} | Data retention V _{CCINT} voltage (below which configuration data might be lost) | 0.75 | – | – | V |
| V _{DRI} | Data retention V _{CCCAUX} voltage (below which configuration data might be lost) | 1.5 | – | – | V |
| I _{REF} | V _{REF} leakage current per pin | – | – | 15 | µA |
| I _L | Input or output leakage current per pin (sample-tested) | – | – | 15 | µA |
| C _{IN} ⁽²⁾ | Die input capacitance at the pad | – | – | 8 | pF |
| I _{RPU} | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 3.3V | 90 | – | 330 | µA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 2.5V | 68 | – | 250 | µA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.8V | 34 | – | 220 | µA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.5V | 23 | – | 150 | µA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.2V | 12 | – | 120 | µA |
| I _{RPD} | Pad pull-down (when selected) @ V _{IN} = 3.3V | 68 | – | 330 | µA |
| | Pad pull-down (when selected) @ V _{IN} = 1.8V | 45 | – | 180 | µA |
| I _{CCADC} | Analog supply current, analog circuits in powered up state | – | – | 25 | mA |
| I _{BATT} ⁽³⁾ | Battery supply current | – | – | 150 | nA |
| R _{IN_TERM} ⁽⁴⁾ | Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 (UNTUNED_SPLIT_40) for commercial (C), and industrial (I), and extended (E) temperature devices | 28 | 40 | 55 | Ω |
| | Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 (UNTUNED_SPLIT_50) for commercial (C), and industrial (I), and extended (E) temperature devices | 35 | 50 | 65 | Ω |
| | Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 (UNTUNED_SPLIT_60) for commercial (C), and industrial (I), and extended (E) temperature devices | 44 | 60 | 83 | Ω |

Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCBRAM} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If V_{CCAUX} and V_{CCO} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

For V_{CCO} voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V_{CCO} and V_{CCAUX} must not exceed 2.625V for longer than $T_{VCCO2VCCAUX}$ for each power-on/off cycle to maintain device reliability levels.
- The $T_{VCCO2VCCAUX}$ time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVTT}$ OR $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTVCCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

- When $V_{MGTAVTT}$ is powered before $V_{MGTAVCC}$ and $V_{MGTAVTT} - V_{MGTAVCC} > 150$ mV and $V_{MGTAVCC} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 460 mA per transceiver during $V_{MGTAVCC}$ ramp up. The duration of the current draw can be up to $0.3 \times T_{MGTAVCC}$ (ramp time from GND to 90% of $V_{MGTAVCC}$). The reverse is true for power-down.
- When $V_{MGTAVTT}$ is powered before V_{CCINT} and $V_{MGTAVTT} - V_{CCINT} > 150$ mV and $V_{CCINT} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 50 mA per transceiver during V_{CCINT} ramp up. The duration of the current draw can be up to $0.3 \times T_{VCCINT}$ (ramp time from GND to 90% of V_{CCINT}). The reverse is true for power-down.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels⁽¹⁾⁽²⁾

| I/O Standard | V_{IL} | | V_{IH} | | V_{OL} | V_{OH} | I_{OL} | I_{OH} |
|--------------|----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA, Max | mA, Min |
| HSTL_I | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 8.00 | -8.00 |
| HSTL_I_18 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 8.00 | -8.00 |
| HSTL_II | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 16.00 | -16.00 |
| HSTL_II_18 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 16.00 | -16.00 |
| HSUL_12 | -0.300 | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% V_{CCO} | 80% V_{CCO} | 0.10 | -0.10 |
| LVC MOS12 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | Note 3 | Note 3 |
| LVC MOS15 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 25% V_{CCO} | 75% V_{CCO} | Note 4 | Note 4 |
| LVC MOS18 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 0.450 | $V_{CCO} - 0.450$ | Note 5 | Note 5 |
| LVC MOS25 | -0.300 | 0.7 | 1.700 | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | Note 4 | Note 4 |
| LVC MOS33 | -0.300 | 0.8 | 2.000 | 3.450 | 0.400 | $V_{CCO} - 0.400$ | Note 4 | Note 4 |
| LV TTL | -0.300 | 0.8 | 2.000 | 3.450 | 0.400 | 2.400 | Note 5 | Note 5 |
| MOBILE_DDR | -0.300 | 20% V_{CCO} | 80% V_{CCO} | $V_{CCO} + 0.300$ | 10% V_{CCO} | 90% V_{CCO} | 0.10 | -0.10 |
| PCI33_3 | -0.500 | 30% V_{CCO} | 50% V_{CCO} | $V_{CCO} + 0.500$ | 10% V_{CCO} | 90% V_{CCO} | 1.50 | -0.50 |
| SSTL135 | -0.300 | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.00 | -13.00 |
| SSTL135_R | -0.300 | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.90 | -8.90 |
| SSTL15 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.00 | -13.00 |
| SSTL15_R | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.90 | -8.90 |
| SSTL18_I | -0.300 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8.00 | -8.00 |
| SSTL18_II | -0.300 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.40 | -13.40 |

Notes:

1. Tested according to relevant specifications.
2. 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
3. Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
4. Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
5. Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.
6. For detailed interface specific DC voltage levels, see [UG471](#): 7 Series FPGAs SelectIO Resources User Guide.

IOB Pad Input/Output/3-State

Table 16 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{IOPI} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN_TERM termination turn-on time is always faster than T_{IOTP} when the INTERMDISABLE pin is used.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics

| I/O Standard | T_{IOPI} | | | | T_{IOOP} | | | | T_{IOTP} | | | | Units |
|--------------------------|-------------|--------|------|------|-------------|--------|------|------|-------------|--------|------|------|-------|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | |
| | 1.0V | | 0.9V | | 1.0V | | 0.9V | | 1.0V | | 0.9V | | |
| | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | |
| LVTTTL_S4 | 1.26 | 1.34 | 1.41 | 1.58 | 3.80 | 3.93 | 4.18 | 4.41 | 4.37 | 4.59 | 5.01 | 5.06 | ns |
| LVTTTL_S8 | 1.26 | 1.34 | 1.41 | 1.58 | 3.54 | 3.66 | 3.92 | 4.15 | 4.11 | 4.32 | 4.75 | 4.80 | ns |
| LVTTTL_S12 | 1.26 | 1.34 | 1.41 | 1.58 | 3.52 | 3.65 | 3.90 | 4.13 | 4.09 | 4.31 | 4.73 | 4.78 | ns |
| LVTTTL_S16 | 1.26 | 1.34 | 1.41 | 1.58 | 3.07 | 3.19 | 3.45 | 3.68 | 3.64 | 3.85 | 4.28 | 4.33 | ns |
| LVTTTL_S24 | 1.26 | 1.34 | 1.41 | 1.58 | 3.29 | 3.41 | 3.67 | 3.90 | 3.86 | 4.07 | 4.50 | 4.55 | ns |
| LVTTTL_F4 | 1.26 | 1.34 | 1.41 | 1.58 | 3.26 | 3.38 | 3.64 | 3.86 | 3.83 | 4.04 | 4.46 | 4.51 | ns |
| LVTTTL_F8 | 1.26 | 1.34 | 1.41 | 1.58 | 2.74 | 2.87 | 3.12 | 3.35 | 3.31 | 3.52 | 3.95 | 4.00 | ns |
| LVTTTL_F12 | 1.26 | 1.34 | 1.41 | 1.58 | 2.73 | 2.85 | 3.10 | 3.33 | 3.29 | 3.51 | 3.93 | 3.98 | ns |
| LVTTTL_F16 | 1.26 | 1.34 | 1.41 | 1.58 | 2.55 | 2.68 | 2.93 | 3.16 | 3.12 | 3.34 | 3.76 | 3.81 | ns |
| LVTTTL_F24 | 1.26 | 1.34 | 1.41 | 1.58 | 2.52 | 2.65 | 2.90 | 3.22 | 3.09 | 3.31 | 3.73 | 3.87 | ns |
| LVDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.29 | 1.41 | 1.67 | 1.86 | 1.86 | 2.07 | 2.49 | 2.51 | ns |
| MINI_LVDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.27 | 1.40 | 1.65 | 1.88 | 1.84 | 2.06 | 2.48 | 2.53 | ns |
| BLVDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.84 | 1.96 | 2.21 | 2.44 | 2.40 | 2.62 | 3.04 | 3.09 | ns |
| RSDS_25 (point to point) | 0.73 | 0.81 | 0.88 | 0.90 | 1.27 | 1.40 | 1.65 | 1.88 | 1.84 | 2.06 | 2.48 | 2.53 | ns |
| PPDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.29 | 1.41 | 1.67 | 1.88 | 1.86 | 2.07 | 2.49 | 2.53 | ns |
| TMDS_33 | 0.73 | 0.81 | 0.88 | 0.90 | 1.41 | 1.54 | 1.79 | 1.99 | 1.98 | 2.20 | 2.62 | 2.64 | ns |
| PCI33_3 | 1.24 | 1.32 | 1.39 | 1.57 | 3.10 | 3.22 | 3.48 | 3.71 | 3.67 | 3.88 | 4.31 | 4.36 | ns |
| HSUL_12 | 0.67 | 0.75 | 0.82 | 0.87 | 1.80 | 1.93 | 2.18 | 2.41 | 2.37 | 2.59 | 3.01 | 3.06 | ns |
| DIFF_HSUL_12 | 0.68 | 0.76 | 0.83 | 0.88 | 1.80 | 1.93 | 2.18 | 2.21 | 2.37 | 2.59 | 3.01 | 2.86 | ns |
| HSTL_I_S | 0.67 | 0.75 | 0.82 | 0.87 | 1.62 | 1.74 | 1.99 | 2.19 | 2.19 | 2.40 | 2.82 | 2.84 | ns |
| HSTL_II_S | 0.65 | 0.73 | 0.80 | 0.85 | 1.41 | 1.54 | 1.79 | 1.99 | 1.98 | 2.20 | 2.62 | 2.64 | ns |
| HSTL_I_18_S | 0.67 | 0.75 | 0.82 | 0.87 | 1.29 | 1.41 | 1.67 | 1.86 | 1.86 | 2.07 | 2.49 | 2.51 | ns |
| HSTL_II_18_S | 0.66 | 0.75 | 0.81 | 0.87 | 1.41 | 1.54 | 1.79 | 1.97 | 1.98 | 2.20 | 2.62 | 2.62 | ns |
| DIFF_HSTL_I_S | 0.68 | 0.76 | 0.83 | 0.85 | 1.59 | 1.71 | 1.96 | 2.13 | 2.15 | 2.37 | 2.79 | 2.78 | ns |
| DIFF_HSTL_II_S | 0.68 | 0.76 | 0.83 | 0.85 | 1.51 | 1.63 | 1.88 | 2.07 | 2.08 | 2.29 | 2.71 | 2.72 | ns |
| DIFF_HSTL_I_18_S | 0.71 | 0.79 | 0.86 | 0.87 | 1.38 | 1.51 | 1.76 | 1.96 | 1.95 | 2.17 | 2.59 | 2.61 | ns |
| DIFF_HSTL_II_18_S | 0.70 | 0.78 | 0.85 | 0.87 | 1.46 | 1.58 | 1.84 | 2.00 | 2.03 | 2.24 | 2.67 | 2.65 | ns |
| HSTL_I_F | 0.67 | 0.75 | 0.82 | 0.87 | 1.10 | 1.22 | 1.48 | 1.69 | 1.67 | 1.88 | 2.31 | 2.34 | ns |

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOP1} | | | | T _{IOP} | | | | T _{IOTP} | | | | Units |
|-------------------|-------------------|--------|------|------|------------------|--------|------|------|-------------------|--------|------|------|-------|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | |
| | 1.0V | | 0.9V | | 1.0V | | 0.9V | | 1.0V | | 0.9V | | |
| | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | |
| HSTL_II_F | 0.65 | 0.73 | 0.80 | 0.85 | 1.12 | 1.24 | 1.49 | 1.71 | 1.69 | 1.90 | 2.32 | 2.36 | ns |
| HSTL_I_18_F | 0.67 | 0.75 | 0.82 | 0.87 | 1.13 | 1.26 | 1.51 | 1.72 | 1.70 | 1.92 | 2.34 | 2.37 | ns |
| HSTL_II_18_F | 0.66 | 0.75 | 0.81 | 0.87 | 1.12 | 1.24 | 1.49 | 1.71 | 1.69 | 1.90 | 2.32 | 2.36 | ns |
| DIFF_HSTL_I_F | 0.68 | 0.76 | 0.83 | 0.85 | 1.18 | 1.30 | 1.56 | 1.77 | 1.75 | 1.96 | 2.39 | 2.42 | ns |
| DIFF_HSTL_II_F | 0.68 | 0.76 | 0.83 | 0.85 | 1.21 | 1.33 | 1.59 | 1.77 | 1.78 | 1.99 | 2.42 | 2.42 | ns |
| DIFF_HSTL_I_18_F | 0.71 | 0.79 | 0.86 | 0.87 | 1.21 | 1.33 | 1.59 | 1.77 | 1.78 | 1.99 | 2.42 | 2.42 | ns |
| DIFF_HSTL_II_18_F | 0.70 | 0.78 | 0.85 | 0.87 | 1.21 | 1.33 | 1.59 | 1.77 | 1.78 | 1.99 | 2.42 | 2.42 | ns |
| LVC MOS33_S4 | 1.26 | 1.34 | 1.41 | 1.62 | 3.80 | 3.93 | 4.18 | 4.41 | 4.37 | 4.59 | 5.01 | 5.06 | ns |
| LVC MOS33_S8 | 1.26 | 1.34 | 1.41 | 1.62 | 3.52 | 3.65 | 3.90 | 4.13 | 4.09 | 4.31 | 4.73 | 4.78 | ns |
| LVC MOS33_S12 | 1.26 | 1.34 | 1.41 | 1.62 | 3.09 | 3.21 | 3.46 | 3.69 | 3.65 | 3.87 | 4.29 | 4.34 | ns |
| LVC MOS33_S16 | 1.26 | 1.34 | 1.41 | 1.62 | 3.40 | 3.52 | 3.77 | 4.00 | 3.97 | 4.18 | 4.60 | 4.65 | ns |
| LVC MOS33_F4 | 1.26 | 1.34 | 1.41 | 1.62 | 3.26 | 3.38 | 3.64 | 3.86 | 3.83 | 4.04 | 4.46 | 4.51 | ns |
| LVC MOS33_F8 | 1.26 | 1.34 | 1.41 | 1.62 | 2.74 | 2.87 | 3.12 | 3.35 | 3.31 | 3.52 | 3.95 | 4.00 | ns |
| LVC MOS33_F12 | 1.26 | 1.34 | 1.41 | 1.62 | 2.55 | 2.68 | 2.93 | 3.16 | 3.12 | 3.34 | 3.76 | 3.81 | ns |
| LVC MOS33_F16 | 1.26 | 1.34 | 1.41 | 1.62 | 2.55 | 2.68 | 2.93 | 3.16 | 3.12 | 3.34 | 3.76 | 3.81 | ns |
| LVC MOS25_S4 | 1.12 | 1.20 | 1.27 | 1.43 | 3.13 | 3.26 | 3.51 | 3.72 | 3.70 | 3.91 | 4.34 | 4.37 | ns |
| LVC MOS25_S8 | 1.12 | 1.20 | 1.27 | 1.43 | 2.88 | 3.01 | 3.26 | 3.49 | 3.45 | 3.67 | 4.09 | 4.14 | ns |
| LVC MOS25_S12 | 1.12 | 1.20 | 1.27 | 1.43 | 2.48 | 2.60 | 2.85 | 3.08 | 3.05 | 3.26 | 3.68 | 3.73 | ns |
| LVC MOS25_S16 | 1.12 | 1.20 | 1.27 | 1.43 | 2.82 | 2.94 | 3.20 | 3.43 | 3.39 | 3.60 | 4.03 | 4.08 | ns |
| LVC MOS25_F4 | 1.12 | 1.20 | 1.27 | 1.43 | 2.74 | 2.87 | 3.12 | 3.35 | 3.31 | 3.52 | 3.95 | 4.00 | ns |
| LVC MOS25_F8 | 1.12 | 1.20 | 1.27 | 1.43 | 2.18 | 2.30 | 2.56 | 2.79 | 2.75 | 2.96 | 3.39 | 3.44 | ns |
| LVC MOS25_F12 | 1.12 | 1.20 | 1.27 | 1.43 | 2.16 | 2.29 | 2.54 | 2.77 | 2.73 | 2.95 | 3.37 | 3.42 | ns |
| LVC MOS25_F16 | 1.12 | 1.20 | 1.27 | 1.43 | 2.01 | 2.13 | 2.39 | 2.61 | 2.58 | 2.79 | 3.21 | 3.26 | ns |
| LVC MOS18_S4 | 0.74 | 0.83 | 0.89 | 0.94 | 1.62 | 1.74 | 1.99 | 2.19 | 2.19 | 2.40 | 2.82 | 2.84 | ns |
| LVC MOS18_S8 | 0.74 | 0.83 | 0.89 | 0.94 | 2.18 | 2.30 | 2.56 | 2.79 | 2.75 | 2.96 | 3.39 | 3.44 | ns |
| LVC MOS18_S12 | 0.74 | 0.83 | 0.89 | 0.94 | 2.18 | 2.30 | 2.56 | 2.79 | 2.75 | 2.96 | 3.39 | 3.44 | ns |
| LVC MOS18_S16 | 0.74 | 0.83 | 0.89 | 0.94 | 1.52 | 1.65 | 1.90 | 2.13 | 2.09 | 2.31 | 2.73 | 2.78 | ns |
| LVC MOS18_S24 | 0.74 | 0.83 | 0.89 | 0.94 | 1.60 | 1.72 | 1.98 | 2.21 | 2.17 | 2.38 | 2.81 | 2.86 | ns |
| LVC MOS18_F4 | 0.74 | 0.83 | 0.89 | 0.94 | 1.45 | 1.57 | 1.82 | 2.05 | 2.01 | 2.23 | 2.65 | 2.70 | ns |
| LVC MOS18_F8 | 0.74 | 0.83 | 0.89 | 0.94 | 1.68 | 1.80 | 2.06 | 2.29 | 2.25 | 2.46 | 2.89 | 2.94 | ns |
| LVC MOS18_F12 | 0.74 | 0.83 | 0.89 | 0.94 | 1.68 | 1.80 | 2.06 | 2.29 | 2.25 | 2.46 | 2.89 | 2.94 | ns |
| LVC MOS18_F16 | 0.74 | 0.83 | 0.89 | 0.94 | 1.40 | 1.52 | 1.77 | 2.00 | 1.97 | 2.18 | 2.60 | 2.65 | ns |
| LVC MOS18_F24 | 0.74 | 0.83 | 0.89 | 0.94 | 1.34 | 1.46 | 1.71 | 1.94 | 1.90 | 2.12 | 2.54 | 2.59 | ns |
| LVC MOS15_S4 | 0.77 | 0.86 | 0.93 | 0.98 | 2.05 | 2.18 | 2.43 | 2.50 | 2.62 | 2.84 | 3.26 | 3.15 | ns |
| LVC MOS15_S8 | 0.77 | 0.86 | 0.93 | 0.98 | 2.09 | 2.21 | 2.46 | 2.69 | 2.65 | 2.87 | 3.29 | 3.34 | ns |
| LVC MOS15_S12 | 0.77 | 0.86 | 0.93 | 0.98 | 1.59 | 1.71 | 1.96 | 2.19 | 2.15 | 2.37 | 2.79 | 2.84 | ns |
| LVC MOS15_S16 | 0.77 | 0.86 | 0.93 | 0.98 | 1.59 | 1.71 | 1.96 | 2.19 | 2.15 | 2.37 | 2.79 | 2.84 | ns |

Output Serializer/Deserializer Switching Characteristics

Table 21: OSERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-------------------------------------|---|-------------|------------|------------|------------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| T_{OSDCK_D}/T_{OSCKD_D} | D input setup/hold with respect to CLKDIV | 0.42/0.03 | 0.45/0.03 | 0.63/0.03 | 0.44/-0.25 | ns |
| $T_{OSDCK_T}/T_{OSCKD_T}^{(1)}$ | T input setup/hold with respect to CLK | 0.69/-0.13 | 0.73/-0.13 | 0.88/-0.13 | 0.60/-0.25 | ns |
| $T_{OSDCK_T2}/T_{OSCKD_T2}^{(1)}$ | T input setup/hold with respect to CLKDIV | 0.31/-0.13 | 0.34/-0.13 | 0.39/-0.13 | 0.46/-0.25 | ns |
| $T_{OSCK_OCE}/T_{OSCKC_OCE}$ | OCE input setup/hold with respect to CLK | 0.32/0.58 | 0.34/0.58 | 0.51/0.58 | 0.21/-0.15 | ns |
| T_{OSCK_S} | SR (reset) input setup with respect to CLKDIV | 0.47 | 0.52 | 0.85 | 0.70 | ns |
| $T_{OSCK_TCE}/T_{OSCKC_TCE}$ | TCE input setup/hold with respect to CLK | 0.32/0.01 | 0.34/0.01 | 0.51/0.01 | 0.22/-0.15 | ns |
| Sequential Delays | | | | | | |
| T_{OSCKO_OQ} | Clock to out from CLK to OQ | 0.40 | 0.42 | 0.48 | 0.54 | ns |
| T_{OSCKO_TQ} | Clock to out from CLK to TQ | 0.47 | 0.49 | 0.56 | 0.63 | ns |
| Combinatorial | | | | | | |
| T_{OSDO_TTQ} | T input to TQ Out | 0.83 | 0.92 | 1.11 | 1.18 | ns |

Notes:

- T_{OSDCK_T2} and T_{OSCKD_T2} are reported as T_{OSDCK_T}/T_{OSCKD_T} in TRACE report.

Input/Output Delay Switching Characteristics

Table 22: Input/Output Delay Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|--------------------------------|-----------|-----------|-----------|------------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| IDELAYCTRL | | | | | | |
| T _{DLYCCO_RDY} | Reset to ready for IDELAYCTRL | 3.67 | 3.67 | 3.67 | 3.22 | µs |
| F _{IDELAYCTRL_REF} | Attribute REFCLK frequency = 200.00 ⁽¹⁾ | 200.00 | 200.00 | 200.00 | 200.00 | MHz |
| | Attribute REFCLK frequency = 300.00 ⁽¹⁾ | 300.00 | 300.00 | N/A | N/A | MHz |
| IDELAYCTRL_REF_PRECISION | REFCLK precision | ±10 | ±10 | ±10 | ±10 | MHz |
| T _{IDELAYCTRL_RPW} | Minimum Reset pulse width | 59.28 | 59.28 | 59.28 | 52.00 | ns |
| IDELAY | | | | | | |
| T _{IDELAYRESOLUTION} | IDELAY chain delay resolution | 1/(32 x 2 x F _{REF}) | | | | ps |
| T _{IDELAYPAT_JIT} | Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾ | 0 | 0 | 0 | 0 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽³⁾ | ±5 | ±5 | ±5 | ±5 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽⁴⁾ | ±9 | ±9 | ±9 | ±9 | ps per tap |
| T _{IDELAY_CLK_MAX} | Maximum frequency of CLK input to IDELAY | 680.00 | 680.00 | 600.00 | 520.00 | MHz |
| T _{IDCCK_CE} / T _{IDCKC_CE} | CE pin setup/hold with respect to C for IDELAY | 0.12/0.11 | 0.16/0.13 | 0.21/0.16 | 0.14/0.16 | ns |
| T _{IDCCK_INC} / T _{IDCKC_INC} | INC pin setup/hold with respect to C for IDELAY | 0.12/0.16 | 0.14/0.18 | 0.16/0.22 | 0.10/0.23 | ns |
| T _{IDCCK_RST} / T _{IDCKC_RST} | RST pin setup/hold with respect to C for IDELAY | 0.15/0.09 | 0.16/0.11 | 0.18/0.14 | 0.22/0.19 | ns |
| T _{IDDO_IDATAIN} | Propagation delay through IDELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps |

Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH_PERFORMANCE mode is set to TRUE.
4. When HIGH_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See TRACE report for actual values.

Table 23: IO_FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|------------------------------------|------------------------|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| IO_FIFO Clock to Out Delays | | | | | | |
| T_{OFFCKO_DO} | RDCLK to Q outputs | 0.55 | 0.60 | 0.68 | 0.81 | ns |
| T_{CKO_FLAGS} | Clock to IO_FIFO flags | 0.55 | 0.61 | 0.77 | 0.55 | ns |
| Setup/Hold | | | | | | |
| T_{CCK_D}/T_{CKC_D} | D inputs to WRCLK | 0.47/0.02 | 0.51/0.02 | 0.58/0.02 | 0.76/–0.05 | ns |
| $T_{IFFCK_WREN}/T_{IFFCKC_WREN}$ | WREN to WRCLK | 0.42/–0.01 | 0.47/–0.01 | 0.53/–0.01 | 0.70/–0.05 | ns |
| $T_{OFFCK_RDEN}/T_{OFFCKC_RDEN}$ | RDEN to RDCLK | 0.53/0.02 | 0.58/0.02 | 0.66/0.02 | 0.79/–0.02 | ns |
| Minimum Pulse Width | | | | | | |
| $T_{PWH_IO_FIFO}$ | RESET, RDCLK, WRCLK | 1.62 | 2.15 | 2.15 | 2.15 | ns |
| $T_{PWL_IO_FIFO}$ | RESET, RDCLK, WRCLK | 1.62 | 2.15 | 2.15 | 2.15 | ns |
| Maximum Frequency | | | | | | |
| F_{MAX} | RDCLK and WRCLK | 266.67 | 200.00 | 200.00 | 200.00 | MHz |

CLB Switching Characteristics

Table 24: CLB Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|-----------|-----------|------------|---------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| Combinatorial Delays | | | | | | |
| T _{ILO} | An – Dn LUT address to A | 0.10 | 0.11 | 0.13 | 0.15 | ns, Max |
| T _{ILO_2} | An – Dn LUT address to AMUX/CMUX | 0.27 | 0.30 | 0.36 | 0.41 | ns, Max |
| T _{ILO_3} | An – Dn LUT address to BMUX_A | 0.42 | 0.46 | 0.55 | 0.65 | ns, Max |
| T _{ITO} | An – Dn inputs to A – D Q outputs | 0.94 | 1.05 | 1.27 | 1.51 | ns, Max |
| T _{AXA} | AX inputs to AMUX output | 0.62 | 0.69 | 0.84 | 1.01 | ns, Max |
| T _{AXB} | AX inputs to BMUX output | 0.58 | 0.66 | 0.83 | 0.98 | ns, Max |
| T _{AXC} | AX inputs to CMUX output | 0.60 | 0.68 | 0.82 | 0.98 | ns, Max |
| T _{AXD} | AX inputs to DMUX output | 0.68 | 0.75 | 0.90 | 1.08 | ns, Max |
| T _{BXB} | BX inputs to BMUX output | 0.51 | 0.57 | 0.69 | 0.82 | ns, Max |
| T _{BXD} | BX inputs to DMUX output | 0.62 | 0.69 | 0.82 | 0.99 | ns, Max |
| T _{CXC} | CX inputs to CMUX output | 0.42 | 0.48 | 0.58 | 0.69 | ns, Max |
| T _{CXD} | CX inputs to DMUX output | 0.53 | 0.59 | 0.71 | 0.86 | ns, Max |
| T _{DXD} | DX inputs to DMUX output | 0.52 | 0.58 | 0.70 | 0.84 | ns, Max |
| Sequential Delays | | | | | | |
| T _{CKO} | Clock to AQ – DQ outputs | 0.40 | 0.44 | 0.53 | 0.62 | ns, Max |
| T _{SHCKO} | Clock to AMUX – DMUX outputs | 0.47 | 0.53 | 0.66 | 0.73 | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK | | | | | | |
| T _{AS} /T _{AH} | A _N – D _N input to CLK on A – D flip-flops | 0.07/0.12 | 0.09/0.14 | 0.11/0.18 | 0.11/0.20 | ns, Min |
| T _{DICK} /T _{CKDI} | A _X – D _X input to CLK on A – D flip-flops | 0.06/0.19 | 0.07/0.21 | 0.09/0.26 | 0.09/0.31 | ns, Min |
| | A _X – D _X input through MUXs and/or carry logic to CLK on A – D flip-flops | 0.59/0.08 | 0.66/0.09 | 0.81/0.11 | 0.97/0.12 | ns, Min |
| T _{CECK_CLB} / T _{CKCE_CLB} | CE input to CLK on A – D flip-flops | 0.15/0.00 | 0.17/0.00 | 0.21/0.01 | 0.34/–0.01 | ns, Min |
| T _{SRCK} /T _{CKSR} | SR input to CLK on A – D flip-flops | 0.38/0.03 | 0.43/0.04 | 0.53/0.05 | 0.62/0.05 | ns, Min |
| Set/Reset | | | | | | |
| T _{SRMIN} | SR input minimum pulse width | 0.52 | 0.78 | 1.04 | 0.95 | ns, Min |
| T _{RQ} | Delay from SR input to AQ – DQ flip-flops | 0.53 | 0.59 | 0.71 | 0.83 | ns, Max |
| T _{CEO} | Delay from CE input to AQ – DQ flip-flops | 0.52 | 0.58 | 0.70 | 0.83 | ns, Max |
| F _{TOG} | Toggle frequency (for export control) | 1412 | 1286 | 1098 | 1098 | MHz |

Block RAM and FIFO Switching Characteristics

Table 27: Block RAM and FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|---|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| Block RAM and FIFO Clock-to-Out Delays | | | | | | |
| T _{RCKO_DO} and T _{RCKO_DO_REG} ⁽¹⁾ | Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾ | 1.85 | 2.13 | 2.46 | 2.87 | ns, Max |
| | Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾ | 0.64 | 0.74 | 0.89 | 1.02 | ns, Max |
| T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG} | Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾ | 2.77 | 3.04 | 3.84 | 5.30 | ns, Max |
| | Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾ | 0.73 | 0.81 | 0.94 | 1.11 | ns, Max |
| T _{RCKO_DO_CASCOUT} and T _{RCKO_DO_CASCOUT_REG} | Clock CLK to DOUT output with cascade (without output register) ⁽²⁾ | 2.61 | 2.88 | 3.30 | 3.76 | ns, Max |
| | Clock CLK to DOUT output with cascade (with output register) ⁽⁴⁾ | 1.16 | 1.28 | 1.46 | 1.56 | ns, Max |
| T _{RCKO_FLAGS} | Clock CLK to FIFO flags outputs ⁽⁶⁾ | 0.76 | 0.87 | 1.05 | 1.14 | ns, Max |
| T _{RCKO_POINTERS} | Clock CLK to FIFO pointers outputs ⁽⁷⁾ | 0.94 | 1.02 | 1.15 | 1.30 | ns, Max |
| T _{RCKO_PARITY_ECC} | Clock CLK to ECCPARITY in ECC encode only mode | 0.78 | 0.85 | 0.94 | 1.10 | ns, Max |
| T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG} | Clock CLK to BITERR (without output register) | 2.56 | 2.81 | 3.55 | 4.90 | ns, Max |
| | Clock CLK to BITERR (with output register) | 0.68 | 0.76 | 0.89 | 1.05 | ns, Max |
| T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG} | Clock CLK to RDADDR output with ECC (without output register) | 0.75 | 0.88 | 1.07 | 1.15 | ns, Max |
| | Clock CLK to RDADDR output with ECC (with output register) | 0.84 | 0.93 | 1.08 | 1.29 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{RCKC_ADDRA} /T _{RCKC_ADDRA} | ADDR inputs ⁽⁸⁾ | 0.45/0.31 | 0.49/0.33 | 0.57/0.36 | 0.77/0.45 | ns, Min |
| T _{RDCK_DI_WF_NC} / T _{RCKD_DI_WF_NC} | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode ⁽⁹⁾ | 0.58/0.60 | 0.65/0.63 | 0.74/0.67 | 0.92/0.76 | ns, Min |
| T _{RDCK_DI_RF} /T _{RCKD_DI_RF} | Data input setup/hold time when block RAM is configured in READ_FIRST mode ⁽⁹⁾ | 0.20/0.29 | 0.22/0.34 | 0.25/0.41 | 0.29/0.38 | ns, Min |
| T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC} | DIN inputs with block RAM ECC in standard mode ⁽⁹⁾ | 0.50/0.43 | 0.55/0.46 | 0.63/0.50 | 0.78/0.54 | ns, Min |
| T _{RDCK_DI_ECCW} / T _{RCKD_DI_ECCW} | DIN inputs with block RAM ECC encode only ⁽⁹⁾ | 0.93/0.43 | 1.02/0.46 | 1.17/0.50 | 1.38/0.48 | ns, Min |
| T _{RDCK_DI_ECC_FIFO} / T _{RCKD_DI_ECC_FIFO} | DIN inputs with FIFO ECC in standard mode ⁽⁹⁾ | 1.04/0.56 | 1.15/0.59 | 1.32/0.64 | 1.55/0.77 | ns, Min |
| T _{RCKC_INJECTBITERR} / T _{RCKC_INJECTBITERR} | Inject single/double bit error in ECC mode | 0.58/0.35 | 0.64/0.37 | 0.74/0.40 | 0.92/0.48 | ns, Min |
| T _{RCKC_EN} /T _{RCKC_EN} | Block RAM enable (EN) input | 0.35/0.20 | 0.39/0.21 | 0.45/0.23 | 0.57/0.26 | ns, Min |
| T _{RCKC_REGCE} /T _{RCKC_REGCE} | CE input of output register | 0.24/0.15 | 0.29/0.15 | 0.36/0.16 | 0.40/0.19 | ns, Min |
| T _{RCKC_RSTREG} /T _{RCKC_RSTREG} | Synchronous RSTREG input | 0.29/0.07 | 0.32/0.07 | 0.35/0.07 | 0.41/0.07 | ns, Min |

Clock Buffers and Networks

Table 29: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol | Description | Speed Grade | | | | Units |
|-------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| $T_{BCCCK_CE}/T_{BCCCK_CE}^{(1)}$ | CE pins setup/hold | 0.12/0.39 | 0.13/0.40 | 0.16/0.41 | 0.31/0.17 | ns |
| $T_{BCCCK_S}/T_{BCCCK_S}^{(1)}$ | S pins setup/hold | 0.12/0.39 | 0.13/0.40 | 0.16/0.41 | 0.31/0.17 | ns |
| $T_{BCCCKO_O}^{(2)}$ | BUFGCTRL delay from I0/I1 to O | 0.08 | 0.09 | 0.10 | 0.14 | ns |
| Maximum Frequency | | | | | | |
| F_{MAX_BUFG} | Global clock tree (BUFG) | 628.00 | 628.00 | 464.00 | 394.00 | MHz |

Notes:

- T_{BCCCK_CE} and T_{BCCCK_S} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
- T_{BCCCKO_O} (BUFG delay from I0 to O) values are the same as T_{BCCCKO_O} values.

Table 30: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|--------|--------|--------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_{BIOCKO_O} | Clock to out delay from I to O | 1.11 | 1.26 | 1.54 | 1.56 | ns |
| Maximum Frequency | | | | | | |
| F_{MAX_BUFIO} | I/O clock tree (BUFIO) | 680.00 | 680.00 | 600.00 | 600.00 | MHz |

Table 31: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|---|-------------|--------|--------|--------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_{BRCKO_O} | Clock to out delay from I to O | 0.64 | 0.76 | 0.99 | 1.24 | ns |
| $T_{BRCKO_O_BYP}$ | Clock to out delay from I to O with Divide Bypass attribute set | 0.34 | 0.39 | 0.52 | 0.72 | ns |
| T_{BRDO_O} | Propagation delay from CLR to O | 0.81 | 0.85 | 1.09 | 0.96 | ns |
| Maximum Frequency | | | | | | |
| $F_{MAX_BUFR}^{(1)}$ | Regional clock tree (BUFR) | 420.00 | 375.00 | 315.00 | 315.00 | MHz |

Notes:

- The maximum input frequency to the BUFR and BUFRM is the BUFIO F_{MAX} frequency.

Table 44: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

| Symbol | Description | Speed Grade | | | | Units |
|--|-----------------------------|-------------|------------|------------|------------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard. | | | | | | |
| T _{PSCS} /T _{PHCS} | Setup and hold of I/O clock | -0.38/1.31 | -0.38/1.46 | -0.38/1.76 | -0.16/1.89 | ns |

Table 45: Sample Window

| Symbol | Description | Speed Grade | | | | Units |
|-------------------------|--|-------------|--------|------|------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| T _{SAMP} | Sampling error at receiver pins ⁽¹⁾ | 0.59 | 0.64 | 0.70 | 0.70 | ns |
| T _{SAMP_BUFIO} | Sampling error at receiver pins using BUFIO ⁽²⁾ | 0.35 | 0.40 | 0.46 | 0.46 | ns |

Notes:

1. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Artix-7 FPGA clock transmitter and receiver data-valid windows.

Table 46: Package Skew

| Symbol | Description | Device | Package | Value | Units |
|----------------------|-----------------------------|----------|---------|-------|-------|
| T _{PKGSKEW} | Package skew ⁽¹⁾ | XC7A100T | CSG324 | 113 | ps |
| | | | FTG256 | 120 | ps |
| | | | FGG484 | 144 | ps |
| | | | FGG676 | 153 | ps |
| | | XC7A200T | SBG484 | 111 | ps |
| | | | FBG484 | 109 | ps |
| | | | FBG676 | 121 | ps |
| | | | FFG1156 | 151 | ps |

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

GTP Transceiver Specifications

GTP Transceiver DC Input and Output Levels

Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 47: GTP Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|--|--|------------------------------|-------------------|---------------|-------|
| DV _{PPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to maximum setting | – | – | 1000 | mV |
| V _{CMOUTDC} | DC common mode output voltage | Equation based | $V_{MGTAVTT} - DV_{PPOUT}/4$ | | | mV |
| R _{OUT} | Differential output resistance | | – | 100 | – | Ω |
| V _{CMOUTAC} | Common mode output voltage: AC coupled | | $1/2 V_{MGTAVTT}$ | | | mV |
| T _{OSKEW} | Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages) | | – | – | 10 | ps |
| | Transmitter output pair (TXP and TXN) intra-pair skew (FGG, FTG, CSG packages) | | – | – | 12 | ps |
| DV _{PPIN} | Differential peak-to-peak input voltage | External AC coupled | 150 | – | 2000 | mV |
| V _{IN} | Absolute input voltage | DC coupled $V_{MGTAVTT} = 1.2V$ | –200 | – | $V_{MGTAVTT}$ | mV |
| V _{CMIN} | Common mode input voltage | DC coupled $V_{MGTAVTT} = 1.2V$ | – | $2/3 V_{MGTAVTT}$ | – | mV |
| R _{IN} | Differential input resistance | | – | 100 | – | Ω |
| C _{EXT} | Recommended external AC coupling capacitor ⁽²⁾ | | – | 100 | – | nF |

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|--------------------|---|-----|-----|------|-------|
| V _{IDIFF} | Differential peak-to-peak input voltage | 350 | – | 2000 | mV |
| R _{IN} | Differential input resistance | – | 100 | – | Ω |
| C _{EXT} | Required external AC coupling capacitor | – | 100 | – | nF |

GTP Transceiver Switching Characteristics

Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further information.

Table 49: GTP Transceiver Performance

| Symbol | Description | Output Divider | Speed Grade | | | | | | | | Units |
|-----------------------|-------------------------------------|----------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------|
| | | | 1.0V | | | | 0.9V | | | | |
| | | | -3 | | -2/-2L | | -1 | | -2L | | |
| | | | Package Type | | | | | | | | |
| | | | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | |
| F _{GTPMAX} | Maximum GTP transceiver data rate | | 6.6 | 5.4 | 6.6 | 5.4 | 3.75 | 3.75 | 3.75 | 3.75 | Gb/s |
| F _{GTPMIN} | Minimum GTP transceiver data rate | | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | Gb/s |
| F _{GTPRANGE} | PLL line rate range | 1 | 3.2–6.6 | | 3.2–6.6 | | 3.2–3.75 | | 3.2–3.75 | | Gb/s |
| | | 2 | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.2 | | 1.6–3.2 | | Gb/s |
| | | 4 | 0.8–1.65 | | 0.8–1.65 | | 0.8–1.6 | | 0.8–1.6 | | Gb/s |
| | | 8 | 0.5–0.825 | | 0.5–0.825 | | 0.5–0.8 | | 0.5–0.8 | | Gb/s |
| F _{GTPPLL} | GTP transceiver PLL frequency range | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | GHz |

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|------------------------|-----------------------------|-------------|--------|------|-----|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| F _{GTPDRPCLK} | GTPDRPCLK maximum frequency | 175 | 175 | 156 | 125 | MHz |

Table 51: GTP Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---------------------------------|----------------------|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F _{GCLK} | Reference clock frequency range | | 60 | – | 660 | MHz |
| T _{RCLK} | Reference clock rise time | 20% – 80% | – | 200 | – | ps |
| T _{FCLK} | Reference clock fall time | 20% – 80% | – | 200 | – | ps |
| T _{DCREF} | Reference clock duty cycle | Transceiver PLL only | 40 | – | 60 | % |




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|---|---|------------------|--------|-------------------|-------|
| | | | Min | Typ | Max | |
| T_{LOCK} | Initial PLL lock | | – | – | 1 | ms |
| T_{DLOCK} | Clock recovery phase acquisition and adaptation time. | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | – | 50,000 | 2.3×10^6 | UI |

Table 53: GTP Transceiver User Clock Switching Characteristics⁽¹⁾

| Symbol | Description | Conditions | Speed Grade | | | | Units |
|-------------|-----------------------------|------------------|-------------|---------|---------|---------|-------|
| | | | 1.0V | | | 0.9V | |
| | | | -3 | -2/-2L | -1 | -2L | |
| F_{TXOUT} | TXOUTCLK maximum frequency | | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F_{RXOUT} | RXOUTCLK maximum frequency | | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F_{TXIN} | TXUSRCLK maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F_{RXIN} | RXUSRCLK maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F_{TXIN2} | TXUSRCLK2 maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F_{RXIN2} | RXUSRCLK2 maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |

Notes:

1. Clocking must be implemented as described in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#).

GTP Transceiver Protocol Jitter Characteristics

For Table 56 through Table 60, the [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) contains recommended settings for optimal usage of protocol specific characteristics.

Table 56: Gigabit Ethernet Protocol Characteristics

| Description | Line Rate (Mb/s) | Min | Max | Units |
|--|------------------|-------|------|-------|
| Gigabit Ethernet Transmitter Jitter Generation | | | | |
| Total transmitter jitter (T_TJ) | 1250 | – | 0.24 | UI |
| Gigabit Ethernet Receiver High Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 1250 | 0.749 | – | UI |

Table 57: XAUI Protocol Characteristics

| Description | Line Rate (Mb/s) | Min | Max | Units |
|--|------------------|------|------|-------|
| XAUI Transmitter Jitter Generation | | | | |
| Total transmitter jitter (T_TJ) | 3125 | – | 0.35 | UI |
| XAUI Receiver High Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 3125 | 0.65 | – | UI |

Table 58: PCI Express Protocol Characteristics⁽¹⁾

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units |
|---|--|------------------|------|------|-------|
| PCI Express Transmitter Jitter Generation | | | | | |
| PCI Express Gen 1 | Total transmitter jitter | 2500 | – | 0.25 | UI |
| PCI Express Gen 2 | Total transmitter jitter | 5000 | – | 0.25 | UI |
| PCI Express Receiver High Frequency Jitter Tolerance | | | | | |
| PCI Express Gen 1 | Total receiver jitter tolerance | 2500 | 0.65 | – | UI |
| PCI Express Gen 2 ⁽²⁾ | Receiver inherent timing error | 5000 | 0.40 | – | UI |
| | Receiver inherent deterministic timing error | | 0.30 | – | UI |

Notes:

1. Tested per card electromechanical (CEM) methodology.
2. Using common REFCLK.

Table 59: CEI-6G Protocol Characteristics

| Description | Line Rate (Mb/s) | Interface | Min | Max | Units |
|--|------------------|-----------|-----|-----|-------|
| CEI-6G Transmitter Jitter Generation | | | | | |
| Total transmitter jitter ⁽¹⁾ | 4976–6375 | CEI-6G-SR | – | 0.3 | UI |
| CEI-6G Receiver High Frequency Jitter Tolerance | | | | | |
| Total receiver jitter tolerance ⁽¹⁾ | 4976–6375 | CEI-6G-SR | 0.6 | – | UI |

Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

Table 60: CPRI Protocol Characteristics

| Description | Line Rate (Mb/s) | Min | Max | Units |
|---|-----------------------|------|------|-------|
| CPRI Transmitter Jitter Generation | | | | |
| Total transmitter jitter | 614.4 | – | 0.35 | UI |
| | 1228.8 | – | 0.35 | UI |
| | 2457.6 | – | 0.35 | UI |
| | 3072.0 | – | 0.35 | UI |
| | 4915.2 | – | 0.3 | UI |
| | 6144.0 | – | 0.3 | UI |
| CPRI Receiver Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 614.4 | 0.65 | – | UI |
| | 1228.8 | 0.65 | – | UI |
| | 2457.6 | 0.65 | – | UI |
| | 3072.0 | 0.65 | – | UI |
| | 4915.2 ⁽¹⁾ | 0.60 | – | UI |
| | 6144.0 ⁽¹⁾ | 0.60 | – | UI |

Notes:

1. Tested to CEI-6G-SR.

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 61: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | | Units |
|-----------------------|--------------------------------|-------------|--------|--------|--------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| F _{PIPECLK} | Pipe clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| F _{USERCLK} | User clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| F _{USERCLK2} | User clock 2 maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| F _{DRPCLK} | DRP clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |

Revision History

The following table shows the revision history for this document:

| Date | Version | Description |
|----------|---------|---|
| 09/26/11 | 1.0 | Initial Xilinx release. |
| 11/07/11 | 1.1 | Revised the V_{OCM} specification in Table 11 . Updated the AC Switching Characteristics based upon the ISE 13.3 software v1.02 speed specification throughout document including Table 12 and Table 13 . Added $MMCM_T_{FBDELAY}$ while adding $MMCM_$ to the symbol names of a few specifications in Table 34 and PLL to the symbol names in Table 35 . In Table 36 through Table 43 , updated the pin-to-pin description with the SSTL15 standard. Updated units in Table 46 . |
| 02/13/12 | 1.2 | Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the AC Switching Characteristics based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade. Updated summary description on page 1 . In Table 2 , revised V_{CCO} for the 3.3V HR I/O banks and updated T_j . Updated the notes in Table 5 . Added MGTAVCC and MGTAVTT power supply ramp times to Table 7 . Rearranged Table 8 , added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added Table 9 and Table 10 . Revised the specifications in Table 11 . Revised V_{IN} in Table 47 . Updated the eFUSE Programming Conditions section and removed the endurance table. Added the table. Revised F_{TXIN} and F_{RXIN} in Table 53 . Revised I_{CCADC} and updated Note 1 in Table 62 . Revised DDR LVDS transmitter data width in Table 14 . Removed notes from Table 24 as they are no longer applicable. Updated specifications in Table 63 . Updated Note 1 in Table 33 . |
| 06/01/12 | 1.3 | Reorganized entire data sheet including adding Table 40 and Table 44 . Updated T_{SOL} in Table 1 . Updated I_{BATT} and added R_{IN_TERM} to Table 3 . Updated Power-On/Off Power Supply Sequencing section with regards to GTP transceivers. In Table 8 , updated many parameters including SSTL135 and SSTL135_R. Removed V_{OX} column and added DIFF_HSUL_12 to Table 10 . Updated V_{OL} in Table 11 . Updated Table 14 and removed notes 2 and 3. Updated Table 15 . Updated the AC Switching Characteristics based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document. In Table 27 , updated Reset Delays section including Note 10 and Note 11 . In Table 53 , replaced F_{TXOUT} with F_{GLK} . Updated many of the XADC specifications in Table 62 and added Note 2 . Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from Table 63 to Table 34 and Table 35 . |

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.