

Welcome to [E-XFL.COM](#)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 7925  |
| Number of Logic Elements/Cells | 101440  |
| Total RAM Bits                 | 4976640   |
| Number of I/O                  | 210   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.95V ~ 1.05V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 324-LFBGA, CSPBGA   |
| Supplier Device Package        | 324-CSPBGA (15x15)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7a100t-1csg324ces9937">https://www.e-xfl.com/product-detail/xilinx/xc7a100t-1csg324ces9937</a> |

**Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)**

| Symbol             | Description   | Min | Max  | Units |
|--------------------|---|-----|------|-------|
| <b>Temperature</b> |   |     |      |       |
| T <sub>STG</sub>   | Storage temperature (ambient)   | -65 | 150  | °C    |
| T <sub>SOL</sub>   | Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>   | -   | +220 | °C    |
|                    | Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup> | -   | +260 | °C    |
| T <sub>j</sub>     | Maximum junction temperature <sup>(6)</sup>                               | -   | +125 | °C    |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

**Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>**

| Symbol                                 | Description  | Min   | Typ  | Max                     | Units |
|--|--|-------|------|-------------------------|-------|
| <b>FPGA Logic</b>                      |  |       |      |                         |       |
| V <sub>CCINT</sub>                     | Internal supply voltage  | 0.95  | 1.00 | 1.05                    | V     |
|  | For -2L (0.9V) devices: internal supply voltage  | 0.87  | 0.90 | 0.93                    | V     |
| V <sub>CCAUX</sub>                     | Auxiliary supply voltage   | 1.71  | 1.80 | 1.89                    | V     |
| V <sub>CCBRAM</sub>                    | Block RAM supply voltage   | 0.95  | 1.00 | 1.05                    | V     |
| V <sub>CCO</sub> <sup>(3)(4)</sup>     | Supply voltage for 3.3V HR I/O banks   | 1.14  | -    | 3.465                   | V     |
| V <sub>IN</sub> <sup>(5)</sup>         | I/O input voltage  | -0.20 | -    | V <sub>CCO</sub> + 0.20 | V     |
|  | I/O input voltage for V <sub>REF</sub> and differential I/O standards                                | -0.20 | -    | 2.625                   | V     |
| I <sub>IN</sub> <sup>(6)</sup>         | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode. | -     | -    | 10                      | mA    |
| V <sub>CCBATT</sub> <sup>(7)</sup>     | Battery voltage  | 1.0   | -    | 1.89                    | V     |
| <b>GTP Transceiver</b>                 |  |       |      |                         |       |
| V <sub>MGTAVCC</sub> <sup>(8)(9)</sup> | Analog supply voltage for the GTP transmitter and receiver circuits                                  | 0.97  | 1.0  | 1.03                    | V     |
| V <sub>MGTAVTT</sub> <sup>(8)(9)</sup> | Analog supply voltage for the GTP transmitter and receiver termination circuits                      | 1.17  | 1.2  | 1.23                    | V     |
| <b>XADC</b>                            |  |       |      |                         |       |
| V <sub>CCADC</sub>                     | XADC supply relative to GNDADC   | 1.71  | 1.80 | 1.89                    | V     |
| V <sub>REFP</sub>                      | Externally supplied reference voltage  | 1.20  | 1.25 | 1.30                    | V     |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol             | Description   | Min | Typ | Max | Units |
|--------------------|---|-----|-----|-----|-------|
| <b>Temperature</b> |   |     |     |     |       |
| $T_j$              | Junction temperature operating range for commercial (C) temperature devices | 0   | —   | 85  | °C    |
|                    | Junction temperature operating range for extended (E) temperature devices   | 0   | —   | 100 | °C    |
|                    | Junction temperature operating range for industrial (I) temperature devices | -40 | —   | 100 | °C    |

**Notes:**

1. All voltages are relative to ground.
2. For the design of the power distribution system consult [UG483, 7 Series FPGAs PCB Design and Pin Planning Guide](#).
3. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
4. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5. The lower absolute voltage specification always applies.
6. A total of 200 mA per bank should not be exceeded.
7.  $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
8. Each voltage listed requires the filter circuit described in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#).
9. Voltages are specified for the temperature range of  $T_j = 0^\circ\text{C}$  to  $+85^\circ\text{C}$ .

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol               | Description   | Min  | Typ <sup>(1)</sup> | Max | Units |
|----------------------|---|------|--------------------|-----|-------|
| $V_{DRINT}$          | Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)   | 0.75 | —                  | —   | V     |
| $V_{DRI}$            | Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)   | 1.5  | —                  | —   | V     |
| $I_{REF}$            | $V_{REF}$ leakage current per pin   | —    | —                  | 15  | μA    |
| $I_L$                | Input or output leakage current per pin (sample-tested)   | —    | —                  | 15  | μA    |
| $C_{IN}^{(2)}$       | Die input capacitance at the pad  | —    | —                  | 8   | pF    |
| $I_{RPU}$            | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 3.3\text{V}$  | 90   | —                  | 330 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 2.5\text{V}$  | 68   | —                  | 250 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.8\text{V}$  | 34   | —                  | 220 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.5\text{V}$  | 23   | —                  | 150 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.2\text{V}$  | 12   | —                  | 120 | μA    |
| $I_{RPD}$            | Pad pull-down (when selected) @ $V_{IN} = 3.3\text{V}$  | 68   | —                  | 330 | μA    |
|                      | Pad pull-down (when selected) @ $V_{IN} = 1.8\text{V}$  | 45   | —                  | 180 | μA    |
| $I_{CCADC}$          | Analog supply current, analog circuits in powered up state  | —    | —                  | 25  | mA    |
| $I_{BATT}^{(3)}$     | Battery supply current  | —    | —                  | 150 | nA    |
| $R_{IN\_TERM}^{(4)}$ | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), and industrial (I), and extended (E) temperature devices | 28   | 40                 | 55  | Ω     |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), and industrial (I), and extended (E) temperature devices | 35   | 50                 | 65  | Ω     |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), and industrial (I), and extended (E) temperature devices | 44   | 60                 | 83  | Ω     |

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels<sup>(1)(2)</sup>

| I/O Standard | $V_{IL}$  |                   | $V_{IH}$          |                   | $V_{OL}$            | $V_{OH}$            | $I_{OL}$ | $I_{OH}$ |
|--------------|-----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
|              | $V$ , Min | $V$ , Max         | $V$ , Min         | $V$ , Max         | $V$ , Max           | $V$ , Min           | mA, Max  | mA, Min  |
| HSTL_I       | -0.300    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8.00     | -8.00    |
| HSTL_I_18    | -0.300    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8.00     | -8.00    |
| HSTL_II      | -0.300    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16.00    | -16.00   |
| HSTL_II_18   | -0.300    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16.00    | -16.00   |
| HSUL_12      | -0.300    | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% $V_{CCO}$       | 80% $V_{CCO}$       | 0.10     | -0.10    |
| LVCMOS12     | -0.300    | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 3   | Note 3   |
| LVCMOS15     | -0.300    | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | Note 4   | Note 4   |
| LVCMOS18     | -0.300    | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 5   | Note 5   |
| LVCMOS25     | -0.300    | 0.7               | 1.700             | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 4   | Note 4   |
| LVCMOS33     | -0.300    | 0.8               | 2.000             | 3.450             | 0.400               | $V_{CCO} - 0.400$   | Note 4   | Note 4   |
| LVTTL        | -0.300    | 0.8               | 2.000             | 3.450             | 0.400               | 2.400               | Note 5   | Note 5   |
| MOBILE_DDR   | -0.300    | 20% $V_{CCO}$     | 80% $V_{CCO}$     | $V_{CCO} + 0.300$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 0.10     | -0.10    |
| PCI33_3      | -0.500    | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.500$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 1.50     | -0.50    |
| SSTL135      | -0.300    | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.00    | -13.00   |
| SSTL135_R    | -0.300    | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.90     | -8.90    |
| SSTL15       | -0.300    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.00    | -13.00   |
| SSTL15_R     | -0.300    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.90     | -8.90    |
| SSTL18_I     | -0.300    | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8.00     | -8.00    |
| SSTL18_II    | -0.300    | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.40    | -13.40   |

**Notes:**

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.
- For detailed interface specific DC voltage levels, see [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).

Table 9: Differential SelectIO DC Input and Output Levels

| I/O Standard | V <sub>ICM</sub> <sup>(1)</sup> |        |                    | V <sub>ID</sub> <sup>(2)</sup> |        |        | V <sub>OCM</sub> <sup>(3)</sup> |                         |                         | V <sub>OD</sub> <sup>(4)</sup> |        |        |
|--------------|---------------------------------|--------|--------------------|--------------------------------|--------|--------|---------------------------------|-------------------------|-------------------------|--------------------------------|--------|--------|
|              | V, Min                          | V, Typ | V, Max             | V, Min                         | V, Typ | V, Max | V, Min                          | V, Typ                  | V, Max                  | V, Min                         | V, Typ | V, Max |
| BLVDS_25     | 0.300                           | 1.200  | 1.425              | 0.100                          | —      | —      | —                               | 1.250                   | —                       | Note 5                         |        |        |
| MINI_LVDS_25 | 0.300                           | 1.200  | V <sub>CCAUX</sub> | 0.200                          | 0.400  | 0.600  | 1.000                           | 1.200                   | 1.400                   | 0.300                          | 0.450  | 0.600  |
| PPDS_25      | 0.200                           | 0.900  | V <sub>CCAUX</sub> | 0.100                          | 0.250  | 0.400  | 0.500                           | 0.950                   | 1.400                   | 0.100                          | 0.250  | 0.400  |
| RSDS_25      | 0.300                           | 0.900  | 1.500              | 0.100                          | 0.350  | 0.600  | 1.000                           | 1.200                   | 1.400                   | 0.100                          | 0.350  | 0.600  |
| TMDS_33      | 2.700                           | 2.965  | 3.230              | 0.150                          | 0.675  | 1.200  | V <sub>CCO</sub> –0.405         | V <sub>CCO</sub> –0.300 | V <sub>CCO</sub> –0.190 | 0.400                          | 0.600  | 0.800  |

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OCM</sub> is the output common mode voltage.
4. V<sub>OD</sub> is the output differential voltage (Q –  $\bar{Q}$ ).
5. V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard    | V <sub>ICM</sub> <sup>(1)</sup> |        |        | V <sub>ID</sub> <sup>(2)</sup> |        | V <sub>OL</sub> <sup>(3)</sup> |                               | V <sub>OH</sub> <sup>(4)</sup> |         | I <sub>OL</sub> | I <sub>OH</sub> |
|-----------------|---------------------------------|--------|--------|--------------------------------|--------|--------------------------------|-------------------------------|--------------------------------|---------|-----------------|-----------------|
|                 | V, Min                          | V, Typ | V, Max | V, Min                         | V, Max | V, Max                         | V, Min                        | mA, Max                        | mA, Min |                 |                 |
| DIFF_HSTL_I     | 0.300                           | 0.750  | 1.125  | 0.100                          | —      | 0.400                          | V <sub>CCO</sub> –0.400       | 8.00                           | –8.00   |                 |                 |
| DIFF_HSTL_I_18  | 0.300                           | 0.900  | 1.425  | 0.100                          | —      | 0.400                          | V <sub>CCO</sub> –0.400       | 8.00                           | –8.00   |                 |                 |
| DIFF_HSTL_II    | 0.300                           | 0.750  | 1.125  | 0.100                          | —      | 0.400                          | V <sub>CCO</sub> –0.400       | 16.00                          | –16.00  |                 |                 |
| DIFF_HSTL_II_18 | 0.300                           | 0.900  | 1.425  | 0.100                          | —      | 0.400                          | V <sub>CCO</sub> –0.400       | 16.00                          | –16.00  |                 |                 |
| DIFF_HSUL_12    | 0.300                           | 0.600  | 0.850  | 0.100                          | —      | 20% V <sub>CCO</sub>           | 80% V <sub>CCO</sub>          | 0.100                          | –0.100  |                 |                 |
| DIFF_MOBILE_DDR | 0.300                           | 0.900  | 1.425  | 0.100                          | —      | 10% V <sub>CCO</sub>           | 90% V <sub>CCO</sub>          | 0.100                          | –0.100  |                 |                 |
| DIFF_SSTL135    | 0.300                           | 0.675  | 1.000  | 0.100                          | —      | (V <sub>CCO</sub> /2) – 0.150  | (V <sub>CCO</sub> /2) + 0.150 | 13.0                           | –13.0   |                 |                 |
| DIFF_SSTL135_R  | 0.300                           | 0.675  | 1.000  | 0.100                          | —      | (V <sub>CCO</sub> /2) – 0.150  | (V <sub>CCO</sub> /2) + 0.150 | 8.9                            | –8.9    |                 |                 |
| DIFF_SSTL15     | 0.300                           | 0.750  | 1.125  | 0.100                          | —      | (V <sub>CCO</sub> /2) – 0.175  | (V <sub>CCO</sub> /2) + 0.175 | 13.0                           | –13.0   |                 |                 |
| DIFF_SSTL15_R   | 0.300                           | 0.750  | 1.125  | 0.100                          | —      | (V <sub>CCO</sub> /2) – 0.175  | (V <sub>CCO</sub> /2) + 0.175 | 8.9                            | –8.9    |                 |                 |
| DIFF_SSTL18_I   | 0.300                           | 0.900  | 1.425  | 0.100                          | —      | (V <sub>CCO</sub> /2) – 0.470  | (V <sub>CCO</sub> /2) + 0.470 | 8.00                           | –8.00   |                 |                 |
| DIFF_SSTL18_II  | 0.300                           | 0.900  | 1.425  | 0.100                          | —      | (V <sub>CCO</sub> /2) – 0.600  | (V <sub>CCO</sub> /2) + 0.600 | 13.4                           | –13.4   |                 |                 |

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 9](#).

**Table 14: Networking Applications Interface Performances**

| Description  | Speed Grade |        |      |     | Units |  |
|--|-------------|--------|------|-----|-------|--|
|  | 1.0V        |        | 0.9V |     |       |  |
|  | -3          | -2/-2L | -1   | -2L |       |  |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)  | 680         | 680    | 600  | 600 | Mb/s  |  |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | 1250        | 1250   | 950  | 950 | Mb/s  |  |
| SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>                 | 680         | 680    | 600  | 600 | Mb/s  |  |
| DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>                 | 1250        | 1250   | 950  | 950 | Mb/s  |  |

**Notes:**

- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

**Table 15: Maximum Physical Interface (PHY) Rate for Memory Interfaces<sup>(1)(2)</sup>**

| Memory Standard               | Speed Grade |        |      |     | Units |  |
|-------------------------------|-------------|--------|------|-----|-------|--|
|                               | 1.0V        |        | 0.9V |     |       |  |
|                               | -3          | -2/-2L | -1   | -2L |       |  |
| <b>4:1 Memory Controllers</b> |             |        |      |     |       |  |
| DDR3                          | 1066        | 800    | 800  | 800 | Mb/s  |  |
| DDR3L                         | 800         | 800    | 667  | 667 | Mb/s  |  |
| DDR2                          | 800         | 800    | 667  | 667 | Mb/s  |  |
| LPDDR2                        | 667         | 667    | 533  | 533 | Mb/s  |  |
| <b>2:1 Memory Controllers</b> |             |        |      |     |       |  |
| DDR3                          | 800         | 700    | 620  | 620 | Mb/s  |  |
| DDR3L                         | 800         | 700    | 620  | 620 | Mb/s  |  |
| DDR2                          | 800         | 700    | 620  | 620 | Mb/s  |  |

**Notes:**

- $V_{REF}$  tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
- When using the internal  $V_{REF}$  the maximum data rate is 800 Mb/s (400 MHz).

## IOB Pad Input/Output/3-State

Table 16 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOP}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics

| I/O Standard             | $T_{IOP}$   |        |      |      | $T_{IOOP}$  |        |      |      | $T_{IOTP}$  |        |      |      | Units |  |
|--------------------------|-------------|--------|------|------|-------------|--------|------|------|-------------|--------|------|------|-------|--|
|                          | Speed Grade |        |      |      | Speed Grade |        |      |      | Speed Grade |        |      |      |       |  |
|                          | 1.0V        |        | 0.9V |      | 1.0V        |        | 0.9V |      | 1.0V        |        | 0.9V |      |       |  |
|                          | -3          | -2/-2L | -1   | -2L  | -3          | -2/-2L | -1   | -2L  | -3          | -2/-2L | -1   | -2L  |       |  |
| LVTTL_S4                 | 1.26        | 1.34   | 1.41 | 1.58 | 3.80        | 3.93   | 4.18 | 4.41 | 4.37        | 4.59   | 5.01 | 5.06 | ns    |  |
| LVTTL_S8                 | 1.26        | 1.34   | 1.41 | 1.58 | 3.54        | 3.66   | 3.92 | 4.15 | 4.11        | 4.32   | 4.75 | 4.80 | ns    |  |
| LVTTL_S12                | 1.26        | 1.34   | 1.41 | 1.58 | 3.52        | 3.65   | 3.90 | 4.13 | 4.09        | 4.31   | 4.73 | 4.78 | ns    |  |
| LVTTL_S16                | 1.26        | 1.34   | 1.41 | 1.58 | 3.07        | 3.19   | 3.45 | 3.68 | 3.64        | 3.85   | 4.28 | 4.33 | ns    |  |
| LVTTL_S24                | 1.26        | 1.34   | 1.41 | 1.58 | 3.29        | 3.41   | 3.67 | 3.90 | 3.86        | 4.07   | 4.50 | 4.55 | ns    |  |
| LVTTL_F4                 | 1.26        | 1.34   | 1.41 | 1.58 | 3.26        | 3.38   | 3.64 | 3.86 | 3.83        | 4.04   | 4.46 | 4.51 | ns    |  |
| LVTTL_F8                 | 1.26        | 1.34   | 1.41 | 1.58 | 2.74        | 2.87   | 3.12 | 3.35 | 3.31        | 3.52   | 3.95 | 4.00 | ns    |  |
| LVTTL_F12                | 1.26        | 1.34   | 1.41 | 1.58 | 2.73        | 2.85   | 3.10 | 3.33 | 3.29        | 3.51   | 3.93 | 3.98 | ns    |  |
| LVTTL_F16                | 1.26        | 1.34   | 1.41 | 1.58 | 2.55        | 2.68   | 2.93 | 3.16 | 3.12        | 3.34   | 3.76 | 3.81 | ns    |  |
| LVTTL_F24                | 1.26        | 1.34   | 1.41 | 1.58 | 2.52        | 2.65   | 2.90 | 3.22 | 3.09        | 3.31   | 3.73 | 3.87 | ns    |  |
| LVDS_25                  | 0.73        | 0.81   | 0.88 | 0.90 | 1.29        | 1.41   | 1.67 | 1.86 | 1.86        | 2.07   | 2.49 | 2.51 | ns    |  |
| MINI_LVDS_25             | 0.73        | 0.81   | 0.88 | 0.90 | 1.27        | 1.40   | 1.65 | 1.88 | 1.84        | 2.06   | 2.48 | 2.53 | ns    |  |
| BLVDS_25                 | 0.73        | 0.81   | 0.88 | 0.90 | 1.84        | 1.96   | 2.21 | 2.44 | 2.40        | 2.62   | 3.04 | 3.09 | ns    |  |
| RSDS_25 (point to point) | 0.73        | 0.81   | 0.88 | 0.90 | 1.27        | 1.40   | 1.65 | 1.88 | 1.84        | 2.06   | 2.48 | 2.53 | ns    |  |
| PPDS_25                  | 0.73        | 0.81   | 0.88 | 0.90 | 1.29        | 1.41   | 1.67 | 1.88 | 1.86        | 2.07   | 2.49 | 2.53 | ns    |  |
| TMDS_33                  | 0.73        | 0.81   | 0.88 | 0.90 | 1.41        | 1.54   | 1.79 | 1.99 | 1.98        | 2.20   | 2.62 | 2.64 | ns    |  |
| PCI33_3                  | 1.24        | 1.32   | 1.39 | 1.57 | 3.10        | 3.22   | 3.48 | 3.71 | 3.67        | 3.88   | 4.31 | 4.36 | ns    |  |
| HSUL_12                  | 0.67        | 0.75   | 0.82 | 0.87 | 1.80        | 1.93   | 2.18 | 2.41 | 2.37        | 2.59   | 3.01 | 3.06 | ns    |  |
| DIFF_HSUL_12             | 0.68        | 0.76   | 0.83 | 0.88 | 1.80        | 1.93   | 2.18 | 2.21 | 2.37        | 2.59   | 3.01 | 2.86 | ns    |  |
| HSTL_I_S                 | 0.67        | 0.75   | 0.82 | 0.87 | 1.62        | 1.74   | 1.99 | 2.19 | 2.19        | 2.40   | 2.82 | 2.84 | ns    |  |
| HSTL_II_S                | 0.65        | 0.73   | 0.80 | 0.85 | 1.41        | 1.54   | 1.79 | 1.99 | 1.98        | 2.20   | 2.62 | 2.64 | ns    |  |
| HSTL_I_18_S              | 0.67        | 0.75   | 0.82 | 0.87 | 1.29        | 1.41   | 1.67 | 1.86 | 1.86        | 2.07   | 2.49 | 2.51 | ns    |  |
| HSTL_II_18_S             | 0.66        | 0.75   | 0.81 | 0.87 | 1.41        | 1.54   | 1.79 | 1.97 | 1.98        | 2.20   | 2.62 | 2.62 | ns    |  |
| DIFF_HSTL_I_S            | 0.68        | 0.76   | 0.83 | 0.85 | 1.59        | 1.71   | 1.96 | 2.13 | 2.15        | 2.37   | 2.79 | 2.78 | ns    |  |
| DIFF_HSTL_II_S           | 0.68        | 0.76   | 0.83 | 0.85 | 1.51        | 1.63   | 1.88 | 2.07 | 2.08        | 2.29   | 2.71 | 2.72 | ns    |  |
| DIFF_HSTL_I_18_S         | 0.71        | 0.79   | 0.86 | 0.87 | 1.38        | 1.51   | 1.76 | 1.96 | 1.95        | 2.17   | 2.59 | 2.61 | ns    |  |
| DIFF_HSTL_II_18_S        | 0.70        | 0.78   | 0.85 | 0.87 | 1.46        | 1.58   | 1.84 | 2.00 | 2.03        | 2.24   | 2.67 | 2.65 | ns    |  |
| HSTL_I_F                 | 0.67        | 0.75   | 0.82 | 0.87 | 1.10        | 1.22   | 1.48 | 1.69 | 1.67        | 1.88   | 2.31 | 2.34 | ns    |  |

## Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

| Symbol  | Description  | Speed Grade |            |            |            | Units |
|---|--|-------------|------------|------------|------------|-------|
|   |  | 1.0V        |            | 0.9V       |            |       |
|   |  | -3          | -2/-2L     | -1         | -2L        |       |
| <b>Setup/Hold for Control Lines</b>                             |  |             |            |            |            |       |
| T <sub>ISCCCK_BITSILIP</sub> /T <sub>ISCKC_BITSILIP</sub>       | BITSLIP pin setup/hold with respect to CLKDIV                                  | 0.01/0.14   | 0.02/0.15  | 0.02/0.17  | 0.02/0.21  | ns    |
| T <sub>ISCCCK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>   | CE pin setup/hold with respect to CLK (for CE1)                                | 0.45/-0.01  | 0.50/-0.01 | 0.72/-0.01 | 0.35/-0.11 | ns    |
| T <sub>ISCCCK_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup> | CE pin setup/hold with respect to CLKDIV (for CE2)                             | -0.10/0.33  | -0.10/0.36 | -0.10/0.40 | -0.17/0.40 | ns    |
| <b>Setup/Hold for Data Lines</b>                                |  |             |            |            |            |       |
| T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>                      | D pin setup/hold with respect to CLK   | -0.02/0.12  | -0.02/0.14 | -0.02/0.17 | -0.04/0.19 | ns    |
| T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>                | DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>          | -0.02/0.12  | -0.02/0.14 | -0.02/0.17 | -0.03/0.19 | ns    |
| T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>              | D pin setup/hold with respect to CLK at DDR mode                               | -0.02/0.12  | -0.02/0.14 | -0.02/0.17 | -0.04/0.19 | ns    |
| T <sub>ISDCK_DDLY_DDR</sub> /T <sub>ISCKD_DDLY_DDR</sub>        | D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup> | 0.12/0.12   | 0.14/0.14  | 0.17/0.17  | 0.19/0.19  | ns    |
| <b>Sequential Delays</b>  |  |             |            |            |            |       |
| T <sub>ISCKO_Q</sub>  | CLKDIV to out at Q pin   | 0.53        | 0.54       | 0.66       | 0.67       | ns    |
| <b>Propagation Delays</b>                                       |  |             |            |            |            |       |
| T <sub>ISDO_DO</sub>  | D input to DO output pin   | 0.11        | 0.11       | 0.13       | 0.14       | ns    |

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCCCK\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCCCK\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

## Input/Output Delay Switching Characteristics

Table 22: Input/Output Delay Switching Characteristics

| Symbol                    | Description   | Speed Grade                    |           |           |           | Units      |
|---------------------------|---|--------------------------------|-----------|-----------|-----------|------------|
|                           |   | 1.0V                           |           | 0.9V      |           |            |
|                           |   | -3                             | -2/-2L    | -1        | -2L       |            |
| <b>IDELAYCTRL</b>         |   |                                |           |           |           |            |
| T_DLYCCO_RDY              | Reset to ready for IDELAYCTRL   | 3.67                           | 3.67      | 3.67      | 3.22      | μs         |
| F_IDELAYCTRL_REF          | Attribute REFCLK frequency = 200.00 <sup>(1)</sup>  | 200.00                         | 200.00    | 200.00    | 200.00    | MHz        |
|                           | Attribute REFCLK frequency = 300.00 <sup>(1)</sup>  | 300.00                         | 300.00    | N/A       | N/A       | MHz        |
| IDELAYCTRL_REF_PRECISION  | REFCLK precision  | ±10                            | ±10       | ±10       | ±10       | MHz        |
| T_IDELAYCTRL_RPW          | Minimum Reset pulse width   | 59.28                          | 59.28     | 59.28     | 52.00     | ns         |
| <b>IDELAY</b>             |   |                                |           |           |           |            |
| T_IDELAYRESOLUTION        | IDELAY chain delay resolution   | 1/(32 x 2 x F <sub>REF</sub> ) |           |           |           | ps         |
| T_IDELAYPAT_JIT           | Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>                | 0                              | 0         | 0         | 0         | ps per tap |
|                           | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup> | ±5                             | ±5        | ±5        | ±5        | ps per tap |
|                           | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup> | ±9                             | ±9        | ±9        | ±9        | ps per tap |
| T_IDELAY_CLK_MAX          | Maximum frequency of CLK input to IDELAY  | 680.00                         | 680.00    | 600.00    | 520.00    | MHz        |
| T_IDCCK_CE / T_IDCKC_CE   | CE pin setup/hold with respect to C for IDELAY  | 0.12/0.11                      | 0.16/0.13 | 0.21/0.16 | 0.14/0.16 | ns         |
| T_IDCCK_INC / T_IDCKC_INC | INC pin setup/hold with respect to C for IDELAY   | 0.12/0.16                      | 0.14/0.18 | 0.16/0.22 | 0.10/0.23 | ns         |
| T_IDCCK_RST / T_IDCKC_RST | RST pin setup/hold with respect to C for IDELAY   | 0.15/0.09                      | 0.16/0.11 | 0.18/0.14 | 0.22/0.19 | ns         |
| T_IDDO_IDATAIN            | Propagation delay through IDELAY  | Note 5                         | Note 5    | Note 5    | Note 5    | ps         |

**Notes:**

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See TRACE report for actual values.

Table 23: IO\_FIFO Switching Characteristics

| Symbol   | Description            | Speed Grade |            |            |            | Units |
|--|------------------------|-------------|------------|------------|------------|-------|
|  |                        | 1.0V        |            | 0.9V       |            |       |
|  |                        | -3          | -2/-2L     | -1         | -2L        |       |
| <b>IO_FIFO Clock to Out Delays</b>               |                        |             |            |            |            |       |
| T <sub>OFFCKO_DO</sub>                           | RDCLK to Q outputs     | 0.55        | 0.60       | 0.68       | 0.81       | ns    |
| T <sub>CKO_FLAGS</sub>                           | Clock to IO_FIFO flags | 0.55        | 0.61       | 0.77       | 0.55       | ns    |
| <b>Setup/Hold</b>                                |                        |             |            |            |            |       |
| T <sub>CCK_D/T<sub>CKC_D</sub></sub>             | D inputs to WRCLK      | 0.47/0.02   | 0.51/0.02  | 0.58/0.02  | 0.76/-0.05 | ns    |
| T <sub>IFFCCK_WREN/T<sub>IFFCKC_WREN</sub></sub> | WREN to WRCLK          | 0.42/-0.01  | 0.47/-0.01 | 0.53/-0.01 | 0.70/-0.05 | ns    |
| T <sub>OFFCCK_RDEN/T<sub>OFFCKC_RDEN</sub></sub> | RDEN to RDCLK          | 0.53/0.02   | 0.58/0.02  | 0.66/0.02  | 0.79/-0.02 | ns    |
| <b>Minimum Pulse Width</b>                       |                        |             |            |            |            |       |
| T <sub>PWH_IO_FIFO</sub>                         | RESET, RDCLK, WRCLK    | 1.62        | 2.15       | 2.15       | 2.15       | ns    |
| T <sub>PWL_IO_FIFO</sub>                         | RESET, RDCLK, WRCLK    | 1.62        | 2.15       | 2.15       | 2.15       | ns    |
| <b>Maximum Frequency</b>                         |                        |             |            |            |            |       |
| F <sub>MAX</sub>                                 | RDCLK and WRCLK        | 266.67      | 200.00     | 200.00     | 200.00     | MHz   |

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 25: CLB Distributed RAM Switching Characteristics

| Symbol   | Description  | Speed Grade |           |           |           | Units   |  |
|--|--|-------------|-----------|-----------|-----------|---------|--|
|  |  | 1.0V        |           | 0.9V      |           |         |  |
|  |  | -3          | -2/-2L    | -1        | -2L       |         |  |
| <b>Sequential Delays</b>                           |  |             |           |           |           |         |  |
| T <sub>SHCKO</sub>                                 | Clock to A – B outputs                                     | 0.98        | 1.09      | 1.32      | 1.54      | ns, Max |  |
| T <sub>SHCKO_1</sub>                               | Clock to AMUX – BMUX outputs                               | 1.37        | 1.53      | 1.86      | 2.18      | ns, Max |  |
| <b>Setup and Hold Times Before/After Clock CLK</b> |  |             |           |           |           |         |  |
| T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>         | A – D inputs to CLK  | 0.54/0.28   | 0.60/0.30 | 0.72/0.35 | 0.96/0.40 | ns, Min |  |
| T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>         | Address An inputs to clock                                 | 0.27/0.55   | 0.30/0.60 | 0.37/0.70 | 0.43/0.71 | ns, Min |  |
|  | Address An inputs through MUXs and/or carry logic to clock | 0.69/0.18   | 0.77/0.21 | 0.94/0.26 | 1.11/0.29 | ns, Min |  |
| T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>         | WE input to clock  | 0.38/0.10   | 0.43/0.12 | 0.53/0.17 | 0.62/0.13 | ns, Min |  |
| T <sub>CECK_LRAM</sub> /<br>T <sub>CKCE_LRAM</sub> | CE input to CLK  | 0.39/0.10   | 0.44/0.11 | 0.53/0.17 | 0.63/0.12 | ns, Min |  |
| <b>Clock CLK</b>                                   |  |             |           |           |           |         |  |
| T <sub>MPW_LRAM</sub>                              | Minimum pulse width  | 1.05        | 1.13      | 1.25      | 0.82      | ns, Min |  |
| T <sub>MCP</sub>                                   | Minimum clock period                                       | 2.10        | 2.26      | 2.50      | 1.64      | ns, Min |  |

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
2. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 26: CLB Shift Register Switching Characteristics

| Symbol   | Description                         | Speed Grade |           |           |           | Units   |  |
|--|-------------------------------------|-------------|-----------|-----------|-----------|---------|--|
|  |                                     | 1.0V        |           | 0.9V      |           |         |  |
|  |                                     | -3          | -2/-2L    | -1        | -2L       |         |  |
| <b>Sequential Delays</b>                               |                                     |             |           |           |           |         |  |
| T <sub>REG</sub>                                       | Clock to A – D outputs              | 1.19        | 1.33      | 1.61      | 1.89      | ns, Max |  |
| T <sub>REG_MUX</sub>                                   | Clock to AMUX – DMUX output         | 1.58        | 1.77      | 2.15      | 2.53      | ns, Max |  |
| T <sub>REG_M31</sub>                                   | Clock to DMUX output via M31 output | 1.12        | 1.23      | 1.46      | 1.68      | ns, Max |  |
| <b>Setup and Hold Times Before/After Clock CLK</b>     |                                     |             |           |           |           |         |  |
| T <sub>WS_SHFREG</sub> /<br>T <sub>WH_SHFREG</sub>     | WE input                            | 0.37/0.10   | 0.41/0.12 | 0.51/0.17 | 0.59/0.13 | ns, Min |  |
| T <sub>CECK_SHFREG</sub> /<br>T <sub>CKCE_SHFREG</sub> | CE input to CLK                     | 0.37/0.10   | 0.42/0.11 | 0.52/0.17 | 0.60/0.12 | ns, Min |  |
| T <sub>DS_SHFREG</sub> /<br>T <sub>DH_SHFREG</sub>     | A – D inputs to CLK                 | 0.33/0.34   | 0.37/0.37 | 0.44/0.43 | 0.54/0.47 | ns, Min |  |
| <b>Clock CLK</b>                                       |                                     |             |           |           |           |         |  |
| T <sub>MPW_SHFREG</sub>                                | Minimum pulse width                 | 0.77        | 0.86      | 0.98      | 1.04      | ns, Min |  |

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

## Block RAM and FIFO Switching Characteristics

Table 27: Block RAM and FIFO Switching Characteristics

| Symbol  | Description   | Speed Grade |           |           |           | Units   |
|---|---|-------------|-----------|-----------|-----------|---------|
|   |   | 1.0V        |           | 0.9V      |           |         |
|   |   | -3          | -2/-2L    | -1        | -2L       |         |
| <b>Block RAM and FIFO Clock-to-Out Delays</b>                     |   |             |           |           |           |         |
| T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>  | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>                                    | 1.85        | 2.13      | 2.46      | 2.87      | ns, Max |
|   | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>                                       | 0.64        | 0.74      | 0.89      | 1.02      | ns, Max |
| T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>                           | 2.77        | 3.04      | 3.84      | 5.30      | ns, Max |
|   | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>                              | 0.73        | 0.81      | 0.94      | 1.11      | ns, Max |
| T <sub>RCKO_DO_CASCOUP</sub> and T <sub>RCKO_DO_CASCOUP_REG</sub> | Clock CLK to DOUT output with cascade (without output register) <sup>(2)</sup>                          | 2.61        | 2.88      | 3.30      | 3.76      | ns, Max |
|   | Clock CLK to DOUT output with cascade (with output register) <sup>(4)</sup>                             | 1.16        | 1.28      | 1.46      | 1.56      | ns, Max |
| T <sub>RCKO_FLAGS</sub>   | Clock CLK to FIFO flags outputs <sup>(6)</sup>  | 0.76        | 0.87      | 1.05      | 1.14      | ns, Max |
| T <sub>RCKO_POINTERS</sub>  | Clock CLK to FIFO pointers outputs <sup>(7)</sup>   | 0.94        | 1.02      | 1.15      | 1.30      | ns, Max |
| T <sub>RCKO_PARITY_ECC</sub>                                      | Clock CLK to ECCPARITY in ECC encode only mode  | 0.78        | 0.85      | 0.94      | 1.10      | ns, Max |
| T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>   | Clock CLK to BITERR (without output register)   | 2.56        | 2.81      | 3.55      | 4.90      | ns, Max |
|   | Clock CLK to BITERR (with output register)  | 0.68        | 0.76      | 0.89      | 1.05      | ns, Max |
| T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub> | Clock CLK to RDADDR output with ECC (without output register)   | 0.75        | 0.88      | 1.07      | 1.15      | ns, Max |
|   | Clock CLK to RDADDR output with ECC (with output register)  | 0.84        | 0.93      | 1.08      | 1.29      | ns, Max |
| <b>Setup and Hold Times Before/After Clock CLK</b>                |   |             |           |           |           |         |
| T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>                  | ADDR inputs <sup>(8)</sup>  | 0.45/0.31   | 0.49/0.33 | 0.57/0.36 | 0.77/0.45 | ns, Min |
| T <sub>RDCK_DI_WF_NC</sub> /T <sub>RCKD_DI_WF_NC</sub>            | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup> | 0.58/0.60   | 0.65/0.63 | 0.74/0.67 | 0.92/0.76 | ns, Min |
| T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>                  | Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>               | 0.20/0.29   | 0.22/0.34 | 0.25/0.41 | 0.29/0.38 | ns, Min |
| T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>                | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>   | 0.50/0.43   | 0.55/0.46 | 0.63/0.50 | 0.78/0.54 | ns, Min |
| T <sub>RDCK_DI_ECCW</sub> /T <sub>RCKD_DI_ECCW</sub>              | DIN inputs with block RAM ECC encode only <sup>(9)</sup>  | 0.93/0.43   | 1.02/0.46 | 1.17/0.50 | 1.38/0.48 | ns, Min |
| T <sub>RDCK_DI_ECC_FIFO</sub> /T <sub>RCKD_DI_ECC_FIFO</sub>      | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>  | 1.04/0.56   | 1.15/0.59 | 1.32/0.64 | 1.55/0.77 | ns, Min |
| T <sub>RCKC_INJECTBITERR</sub> /T <sub>RCKC_INJECTBITERR</sub>    | Inject single/double bit error in ECC mode  | 0.58/0.35   | 0.64/0.37 | 0.74/0.40 | 0.92/0.48 | ns, Min |
| T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>                        | Block RAM enable (EN) input   | 0.35/0.20   | 0.39/0.21 | 0.45/0.23 | 0.57/0.26 | ns, Min |
| T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>                  | CE input of output register   | 0.24/0.15   | 0.29/0.15 | 0.36/0.16 | 0.40/0.19 | ns, Min |
| T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>                | Synchronous RSTREG input  | 0.29/0.07   | 0.32/0.07 | 0.35/0.07 | 0.41/0.07 | ns, Min |

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol   | Description  | Speed Grade |            |            |            | Units   |
|--|--|-------------|------------|------------|------------|---------|
|  |  | 1.0V        |            | 0.9V       |            |         |
|  |  | -3          | -2/-2L     | -1         | -2L        |         |
| T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub> | Synchronous RSTRAM input   | 0.32/0.42   | 0.34/0.43  | 0.36/0.46  | 0.40/0.47  | ns, Min |
| T <sub>RCKC_WEA</sub> /T <sub>RCKC_WEA</sub>       | Write enable (WE) input (block RAM only)   | 0.44/0.18   | 0.48/0.19  | 0.54/0.20  | 0.64/0.23  | ns, Min |
| T <sub>RCKC_WREN</sub> /T <sub>RCKC_WREN</sub>     | WREN FIFO inputs   | 0.46/0.30   | 0.46/0.35  | 0.47/0.43  | 0.77/0.44  | ns, Min |
| T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>     | RDEN FIFO inputs   | 0.42/0.30   | 0.43/0.35  | 0.43/0.43  | 0.71/0.44  | ns, Min |
| <b>Reset Delays</b>                                |  |             |            |            |            |         |
| T <sub>RCO_FLAGS</sub>                             | Reset RST to FIFO flags/pointers <sup>(10)</sup>   | 0.90        | 0.98       | 1.10       | 1.25       | ns, Max |
| T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>       | FIFO reset recovery and removal timing <sup>(11)</sup>   | 1.87/-0.81  | 2.07/-0.81 | 2.37/-0.81 | 2.44/-0.71 | ns, Max |
| <b>Maximum Frequency</b>                           |  |             |            |            |            |         |
| F <sub>MAX_BRAM_WF_NC</sub>                        | Block RAM (write first and no change modes) when not in SDP RF mode  | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| F <sub>MAX_BRAM_RF_PERFORMANCE</sub>               | Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B                            | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>             | Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses   | 447.63      | 404.53     | 339.67     | 268.96     | MHz     |
| F <sub>MAX_CAS_WF_NC</sub>                         | Block RAM cascade (write first, no change mode) when cascade but not in RF mode  | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| F <sub>MAX_CAS_RF_PERFORMANCE</sub>                | Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>              | When in cascade RF mode and there is a possibility of address overlap between port A and port B  | 405.35      | 362.19     | 297.35     | 226.60     | MHz     |
| F <sub>MAX_FIFO</sub>                              | FIFO in all modes without ECC  | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| F <sub>MAX_ECC</sub>                               | Block RAM and FIFO in ECC configuration  | 410.34      | 365.10     | 297.53     | 215.38     | MHz     |

**Notes:**

1. TRACE will report all of these parameters as T<sub>RCKO\_DO</sub>.
2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
4. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T<sub>RCO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Table 28: DSP48E1 Switching Characteristics (Cont'd)

| Symbol  | Description  | Speed Grade |        |        |        | Units |
|---|--|-------------|--------|--------|--------|-------|
|   |  | 1.0V        |        | 0.9V   |        |       |
|   |  | -3          | -2/-2L | -1     | -2L    |       |
| <b>Clock to Outs from Pipeline Register Clock to Output Pins</b>        |  |             |        |        |        |       |
| T <sub>DSPCKO_P_MREG</sub>  | CLK MREG to P output   | 1.68        | 1.93   | 2.31   | 2.73   | ns    |
| T <sub>DSPCKO_CARRYCASCOU_MREG</sub>                                    | CLK MREG to CARRYCASCOU output                               | 1.92        | 2.21   | 2.64   | 3.12   | ns    |
| T <sub>DSPCKO_P_ADREG_MULT</sub>  | CLK ADREG to P output using multiplier                       | 2.72        | 3.10   | 3.69   | 4.60   | ns    |
| T <sub>DSPCKO_CARRYCASCOU_ADREG_MULT</sub>                              | CLK ADREG to CARRYCASCOU output using multiplier             | 2.96        | 3.38   | 4.02   | 4.99   | ns    |
| <b>Clock to Outs from Input Register Clock to Output Pins</b>           |  |             |        |        |        |       |
| T <sub>DSPCKO_P_AREG_MULT</sub>   | CLK AREG to P output using multiplier                        | 3.94        | 4.51   | 5.37   | 6.84   | ns    |
| T <sub>DSPCKO_P_BREG</sub>  | CLK BREG to P output not using multiplier                    | 1.64        | 1.87   | 2.22   | 2.65   | ns    |
| T <sub>DSPCKO_P_CREG</sub>  | CLK CREG to P output not using multiplier                    | 1.69        | 1.93   | 2.30   | 2.81   | ns    |
| T <sub>DSPCKO_P_DREG_MULT</sub>   | CLK DREG to P output using multiplier                        | 3.91        | 4.48   | 5.32   | 6.77   | ns    |
| <b>Clock to Outs from Input Register Clock to Cascading Output Pins</b> |  |             |        |        |        |       |
| T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>                         | CLK (ACOUT, BCOUT) to {A,B} register output                  | 0.64        | 0.73   | 0.87   | 1.02   | ns    |
| T <sub>DSPCKO_CARRYCASCOU_{AREG, BREG}_MULT</sub>                       | CLK (AREG, BREG) to CARRYCASCOU output using multiplier      | 4.19        | 4.79   | 5.70   | 7.24   | ns    |
| T <sub>DSPCKO_CARRYCASCOU_BREG</sub>                                    | CLK BREG to CARRYCASCOU output not using multiplier          | 1.88        | 2.15   | 2.55   | 3.04   | ns    |
| T <sub>DSPCKO_CARRYCASCOU_DREG_MULT</sub>                               | CLK DREG to CARRYCASCOU output using multiplier              | 4.16        | 4.76   | 5.65   | 7.17   | ns    |
| T <sub>DSPCKO_CARRYCASCOU_CREG</sub>                                    | CLK CREG to CARRYCASCOU output                               | 1.94        | 2.21   | 2.63   | 3.20   | ns    |
| <b>Maximum Frequency</b>  |  |             |        |        |        |       |
| F <sub>MAX</sub>  | With all registers used                                      | 628.93      | 550.66 | 464.25 | 363.77 | MHz   |
| F <sub>MAX_PATDET</sub>   | With pattern detector  | 531.63      | 465.77 | 392.93 | 310.08 | MHz   |
| F <sub>MAX_MULT_NOMREG</sub>  | Two register multiply without MREG                           | 349.28      | 305.62 | 257.47 | 210.44 | MHz   |
| F <sub>MAX_MULT_NOMREG_PATDET</sub>                                     | Two register multiply without MREG with pattern detect       | 317.26      | 277.62 | 233.92 | 191.28 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG</sub>                                    | Without ADREG  | 397.30      | 346.26 | 290.44 | 223.26 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>                             | Without ADREG with pattern detect                            | 397.30      | 346.26 | 290.44 | 223.26 | MHz   |
| F <sub>MAX_NOPIPELINEREG</sub>  | Without pipeline registers (MREG, ADREG)                     | 260.01      | 227.01 | 190.69 | 150.13 | MHz   |
| F <sub>MAX_NOPIPELINEREG_PATDET</sub>                                   | Without pipeline registers (MREG, ADREG) with pattern detect | 241.72      | 211.15 | 177.43 | 140.10 | MHz   |

## Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)**

| Symbol  | Description  | Device   | Speed Grade |        |      |      | Units |
|---|--|----------|-------------|--------|------|------|-------|
|   |  |          | 1.0V        |        | 0.9V |      |       |
|   |  |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |  |          |             |        |      |      |       |
| TICKOF  | Clock-capable clock input and OUTFF<br><i>without</i> MMCM/PLL (near clock region) | XC7A100T | 5.14        | 5.74   | 6.72 | 7.64 | ns    |
|   |  | XC7A200T | 5.47        | 6.11   | 7.16 | 8.10 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)**

| Symbol  | Description   | Device   | Speed Grade |        |      |      | Units |
|---|---|----------|-------------|--------|------|------|-------|
|   |   |          | 1.0V        |        | 0.9V |      |       |
|   |   |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |   |          |             |        |      |      |       |
| TICKOFFAR   | Clock-capable clock input and OUTFF<br><i>without</i> MMCM/PLL (far clock region) | XC7A100T | 5.38        | 6.01   | 7.02 | 7.96 | ns    |
|   |   | XC7A200T | 6.17        | 6.89   | 8.05 | 9.05 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 38: Clock-Capable Clock Input to Output Delay With MMCM**

| Symbol   | Description   | Device   | Speed Grade |        |      |      | Units |
|--|---|----------|-------------|--------|------|------|-------|
|  |   |          | 1.0V        |        | 0.9V |      |       |
|  |   |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. |   |          |             |        |      |      |       |
| TICKOFMMCMCC   | Clock-capable clock input and OUTFF<br><i>with</i> MMCM | XC7A100T | 0.89        | 0.94   | 0.96 | 1.81 | ns    |
|  |   | XC7A200T | 0.90        | 0.97   | 1.01 | 1.86 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 39: Clock-Capable Clock Input to Output Delay With PLL

| Symbol  | Description  | Device   | Speed Grade |        |      |      | Units |
|---|--|----------|-------------|--------|------|------|-------|
|   |  |          | 1.0V        |        | 0.9V |      |       |
|   |  |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL. |  |          |             |        |      |      |       |
| TICKOFPPLLCC  | Clock-capable clock input and OUTFF<br><i>with</i> PLL | XC7A100T | 0.70        | 0.70   | 0.70 | 1.41 | ns    |
|   |  | XC7A200T | 0.69        | 0.69   | 0.69 | 1.47 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 40: Pin-to-Pin, Clock-to-Out using BUFI0

| Symbol   | Description               | Speed Grade |        |      |      | Units |
|--|---------------------------|-------------|--------|------|------|-------|
|  |                           | 1.0V        |        | 0.9V |      |       |
|  |                           | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFI0. |                           |             |        |      |      |       |
| TICKOFC0   | Clock to out of I/O clock | 5.01        | 5.61   | 6.64 | 7.34 | ns    |

**Table 44: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO**

| Symbol   | Description                 | Speed Grade |            |            |            | Units |
|--|-----------------------------|-------------|------------|------------|------------|-------|
|  |                             | 1.0V        |            | 0.9V       |            |       |
|  |                             | -3          | -2/-2L     | -1         | -2L        |       |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard. |                             |             |            |            |            |       |
| T <sub>PSCS</sub> /T <sub>PHCS</sub>   | Setup and hold of I/O clock | -0.38/1.31  | -0.38/1.46 | -0.38/1.76 | -0.16/1.89 | ns    |

**Table 45: Sample Window**

| Symbol                  | Description  | Speed Grade |        |      |      | Units |
|-------------------------|--|-------------|--------|------|------|-------|
|                         |  | 1.0V        |        | 0.9V |      |       |
|                         |  | -3          | -2/-2L | -1   | -2L  |       |
| T <sub>SAMP</sub>       | Sampling error at receiver pins <sup>(1)</sup>             | 0.59        | 0.64   | 0.70 | 0.70 | ns    |
| T <sub>SAMP_BUFI0</sub> | Sampling error at receiver pins using BUFIO <sup>(2)</sup> | 0.35        | 0.40   | 0.46 | 0.46 | ns    |

**Notes:**

1. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLKO MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

**Additional Package Parameter Guidelines**

The parameters in this section provide the necessary values for calculating timing budgets for Artix-7 FPGA clock transmitter and receiver data-valid windows.

**Table 46: Package Skew**

| Symbol               | Description                 | Device   | Package | Value | Units |
|----------------------|-----------------------------|----------|---------|-------|-------|
| T <sub>PKGSKEW</sub> | Package skew <sup>(1)</sup> | XC7A100T | CSG324  | 113   | ps    |
|                      |                             |          | FTG256  | 120   | ps    |
|                      |                             |          | FGG484  | 144   | ps    |
|                      |                             |          | FGG676  | 153   | ps    |
|                      |                             | XC7A200T | SBG484  | 111   | ps    |
|                      |                             |          | FBG484  | 109   | ps    |
|                      |                             |          | FBG676  | 121   | ps    |
|                      |                             |          | FFG1156 | 151   | ps    |

**Notes:**

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

## GTP Transceiver Specifications

### GTP Transceiver DC Input and Output Levels

Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 47: GTP Transceiver DC Specifications

| Symbol        | DC Parameter   | Conditions   | Min                          | Typ               | Max           | Units    |
|---------------|--|--|------------------------------|-------------------|---------------|----------|
| $DV_{PPOUT}$  | Differential peak-to-peak output voltage <sup>(1)</sup>                        | Transmitter output swing is set to maximum setting | —                            | —                 | 1000          | mV       |
| $V_{CMOUTDC}$ | DC common mode output voltage  | Equation based                                     | $V_{MGTAVTT} - DV_{PPOUT}/4$ |                   |               | mV       |
| $R_{OUT}$     | Differential output resistance   |  | —                            | 100               | —             | $\Omega$ |
| $V_{CMOUTAC}$ | Common mode output voltage: AC coupled   |  | $1/2 V_{MGTAVTT}$            |                   |               | mV       |
| $T_{OSKEW}$   | Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages) |  | —                            | —                 | 10            | ps       |
|               | Transmitter output pair (TXP and TXN) intra-pair skew (FGG, FTG, CSG packages) |  | —                            | —                 | 12            | ps       |
| $DV_{PPIN}$   | Differential peak-to-peak input voltage  | External AC coupled                                | 150                          | —                 | 2000          | mV       |
| $V_{IN}$      | Absolute input voltage   | DC coupled $V_{MGTAVTT} = 1.2V$                    | -200                         | —                 | $V_{MGTAVTT}$ | mV       |
| $V_{CMIN}$    | Common mode input voltage  | DC coupled $V_{MGTAVTT} = 1.2V$                    | —                            | $2/3 V_{MGTAVTT}$ | —             | mV       |
| $R_{IN}$      | Differential input resistance  |  | —                            | 100               | —             | $\Omega$ |
| $C_{EXT}$     | Recommended external AC coupling capacitor <sup>(2)</sup>                      |  | —                            | 100               | —             | nF       |

#### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

| Symbol             | Description   | Conditions  | All Speed Grades |        |                       | Units |
|--------------------|---|---|------------------|--------|-----------------------|-------|
|                    |   |   | Min              | Typ    | Max                   |       |
| T <sub>LOCK</sub>  | Initial PLL lock                                      |   | —                | —      | 1                     | ms    |
| T <sub>DLOCK</sub> | Clock recovery phase acquisition and adaptation time. | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | —                | 50,000 | 2.3 x 10 <sup>6</sup> | UI    |

Table 53: GTP Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol             | Description                 | Conditions       | Speed Grade |         |         |         | Units |
|--------------------|-----------------------------|------------------|-------------|---------|---------|---------|-------|
|                    |                             |                  | 1.0V        |         |         | 0.9V    |       |
|                    |                             |                  | -3          | -2/-2L  | -1      | -2L     |       |
| F <sub>TXOUT</sub> | TXOUTCLK maximum frequency  |                  | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| F <sub>RXOUT</sub> | RXOUTCLK maximum frequency  |                  | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| F <sub>TXIN</sub>  | TXUSRCLK maximum frequency  | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| F <sub>RXIN</sub>  | RXUSRCLK maximum frequency  | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| F <sub>TXIN2</sub> | TXUSRCLK2 maximum frequency | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| F <sub>RXIN2</sub> | RXUSRCLK2 maximum frequency | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |

**Notes:**

1. Clocking must be implemented as described in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#).

## GTP Transceiver Protocol Jitter Characteristics

For Table 56 through Table 60, the [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) contains recommended settings for optimal usage of protocol specific characteristics.

**Table 56: Gigabit Ethernet Protocol Characteristics**

| Description  | Line Rate (Mb/s) | Min   | Max  | Units |
|--|------------------|-------|------|-------|
| <b>Gigabit Ethernet Transmitter Jitter Generation</b>            |                  |       |      |       |
| Total transmitter jitter (T_TJ)                                  | 1250             | –     | 0.24 | UI    |
| <b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b> |                  |       |      |       |
| Total receiver jitter tolerance                                  | 1250             | 0.749 | –    | UI    |

**Table 57: XAUI Protocol Characteristics**

| Description  | Line Rate (Mb/s) | Min  | Max  | Units |
|--|------------------|------|------|-------|
| <b>XAUI Transmitter Jitter Generation</b>            |                  |      |      |       |
| Total transmitter jitter (T_TJ)                      | 3125             | –    | 0.35 | UI    |
| <b>XAUI Receiver High Frequency Jitter Tolerance</b> |                  |      |      |       |
| Total receiver jitter tolerance                      | 3125             | 0.65 | –    | UI    |

**Table 58: PCI Express Protocol Characteristics<sup>(1)</sup>**

| Standard  | Description                                  | Line Rate (Mb/s) | Min  | Max  | Units |
|---|--|------------------|------|------|-------|
| <b>PCI Express Transmitter Jitter Generation</b>            |  |                  |      |      |       |
| PCI Express Gen 1   | Total transmitter jitter                     | 2500             | –    | 0.25 | UI    |
| PCI Express Gen 2   | Total transmitter jitter                     | 5000             | –    | 0.25 | UI    |
| <b>PCI Express Receiver High Frequency Jitter Tolerance</b> |  |                  |      |      |       |
| PCI Express Gen 1   | Total receiver jitter tolerance              | 2500             | 0.65 | –    | UI    |
| PCI Express Gen 2 <sup>(2)</sup>                            | Receiver inherent timing error               | 5000             | 0.40 | –    | UI    |
|   | Receiver inherent deterministic timing error |                  | 0.30 | –    | UI    |

**Notes:**

1. Tested per card electromechanical (CEM) methodology.
2. Using common REFCLK.

**Table 59: CEI-6G Protocol Characteristics**

| Description  | Line Rate (Mb/s) | Interface | Min | Max | Units |
|--|------------------|-----------|-----|-----|-------|
| <b>CEI-6G Transmitter Jitter Generation</b>            |                  |           |     |     |       |
| Total transmitter jitter <sup>(1)</sup>                | 4976–6375        | CEI-6G-SR | –   | 0.3 | UI    |
| <b>CEI-6G Receiver High Frequency Jitter Tolerance</b> |                  |           |     |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>         | 4976–6375        | CEI-6G-SR | 0.6 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.