

Welcome to [E-XFL.COM](http://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	7925
Number of Logic Elements/Cells	101440
Total RAM Bits	4976640
Number of I/O	170
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7a100t-2ft256i">https://www.e-xfl.com/product-detail/xilinx/xc7a100t-2ft256i</a>

**Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)**

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
n	Temperature diode ideality factor	—	1.010	—	—
r	Temperature diode series resistance	—	2	—	Ω

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a V<sub>CCO</sub>/2 level.

**Table 4: V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>**

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
V <sub>CCO</sub> + 0.40	100	-0.40	100
V <sub>CCO</sub> + 0.45	100	-0.45	61.7
V <sub>CCO</sub> + 0.50	100	-0.50	25.8
V <sub>CCO</sub> + 0.55	100	-0.55	11.0
V <sub>CCO</sub> + 0.60	46.6	-0.60	4.77
V <sub>CCO</sub> + 0.65	21.2	-0.65	2.10
V <sub>CCO</sub> + 0.70	9.75	-0.70	0.94
V <sub>CCO</sub> + 0.75	4.55	-0.75	0.43
V <sub>CCO</sub> + 0.80	2.15	-0.80	0.20
V <sub>CCO</sub> + 0.85	1.02	-0.85	0.09
V <sub>CCO</sub> + 0.90	0.49	-0.90	0.04
V <sub>CCO</sub> + 0.95	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

**Table 5: Typical Quiescent Supply Current**

Symbol	Description	Device	Speed Grade				Units	
			1.0V		0.9V			
			-3	-2/-2L	-1	-2L		
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current	XC7A100T	155	155	155	108	mA	
		XC7A200T	328	328	328	232	mA	
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current	XC7A100T	4	4	4	4	mA	
		XC7A200T	5	5	5	5	mA	
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XC7A100T	36	36	36	36	mA	
		XC7A200T	73	73	73	73	mA	
I <sub>CCBRAMQ</sub>	Quiescent V <sub>CCBRAM</sub> supply current	XC7A100T	4	4	4	4	mA	
		XC7A200T	11	11	11	11	mA	

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperature (T<sub>j</sub>) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

## Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$  and  $V_{CCO}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

For  $V_{CCO}$  voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between  $V_{CCO}$  and  $V_{CCAUX}$  must not exceed 2.625V for longer than  $T_{VCCO2VCCAUX}$  for each power-on/off cycle to maintain device reliability levels.
- The  $T_{VCCO2VCCAUX}$  time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

- When  $V_{MGTAVTT}$  is powered before  $V_{MGTAVCC}$  and  $V_{MGTAVTT} - V_{MGTAVCC} > 150$  mV and  $V_{MGTAVCC} < 0.7$  V, the  $V_{MGTAVTT}$  current draw can increase by 460 mA per transceiver during  $V_{MGTAVCC}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{MGTAVCC}$  (ramp time from GND to 90% of  $V_{MGTAVCC}$ ). The reverse is true for power-down.
- When  $V_{MGTAVTT}$  is powered before  $V_{CCINT}$  and  $V_{MGTAVTT} - V_{CCINT} > 150$  mV and  $V_{CCINT} < 0.7$  V, the  $V_{MGTAVTT}$  current draw can increase by 50 mA per transceiver during  $V_{CCINT}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{VCCINT}$  (ramp time from GND to 90% of  $V_{CCINT}$ ). The reverse is true for power-down.

Table 9: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OCM</sub> <sup>(3)</sup>			V <sub>OD</sub> <sup>(4)</sup>		
	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	—	—	—	1.250	—	Note 5		
MINI_LVDS_25	0.300	1.200	V <sub>CCAUX</sub>	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V <sub>CCAUX</sub>	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V <sub>CCO</sub> –0.405	V <sub>CCO</sub> –0.300	V <sub>CCO</sub> –0.190	0.400	0.600	0.800

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OCM</sub> is the output common mode voltage.
4. V<sub>OD</sub> is the output differential voltage (Q –  $\bar{Q}$ ).
5. V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>		V <sub>OL</sub> <sup>(3)</sup>		V <sub>OH</sub> <sup>(4)</sup>		I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Typ	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min		
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	–8.00		
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	–8.00		
DIFF_HSTL_II	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	–16.00		
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	–16.00		
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.100	–0.100		
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	—	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.100	–0.100		
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	–13.0		
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	–8.9		
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	–13.0		
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	–8.9		
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	8.00	–8.00		
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.600	(V <sub>CCO</sub> /2) + 0.600	13.4	–13.4		

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

## LVDS DC Specifications (LVDS\_25)

See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information on the LVDS\_25 standard in the HR I/O banks.

**Table 11: LVDS\_25 DC Specifications**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.375	2.500	2.625	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.700	–	–	V
$V_{ODIFF}$	Differential Output Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential Input Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High		100	350	600	mV
$V_{ICM}$	Input Common-Mode Voltage		0.300	1.200	1.425	V

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in v1.07 from the 14.4/2012.4 device pack for ISE® Design Suite14.4 and Vivado® Design Suite 2012.4 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the 14.4/2012.4 device pack for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### **Advance Product Specification**

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### **Preliminary Product Specification**

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVCMOS15_F4	0.77	0.86	0.93	0.98	1.85	1.97	2.23	2.27	2.42	2.63	3.06	2.92	ns	
LVCMOS15_F8	0.77	0.86	0.93	0.98	1.60	1.72	1.98	2.21	2.17	2.38	2.81	2.86	ns	
LVCMOS15_F12	0.77	0.86	0.93	0.98	1.35	1.47	1.73	1.96	1.92	2.13	2.56	2.61	ns	
LVCMOS15_F16	0.77	0.86	0.93	0.98	1.34	1.46	1.71	1.94	1.90	2.12	2.54	2.59	ns	
LVCMOS12_S4	0.87	0.95	1.02	1.08	2.57	2.69	2.95	3.18	3.14	3.35	3.78	3.83	ns	
LVCMOS12_S8	0.87	0.95	1.02	1.08	2.09	2.21	2.46	2.69	2.65	2.87	3.29	3.34	ns	
LVCMOS12_S12	0.87	0.95	1.02	1.08	1.79	1.91	2.17	2.40	2.36	2.57	2.99	3.05	ns	
LVCMOS12_F4	0.87	0.95	1.02	1.08	1.98	2.10	2.35	2.58	2.54	2.76	3.18	3.23	ns	
LVCMOS12_F8	0.87	0.95	1.02	1.08	1.54	1.66	1.92	2.15	2.11	2.32	2.75	2.80	ns	
LVCMOS12_F12	0.87	0.95	1.02	1.08	1.38	1.51	1.76	1.97	1.95	2.16	2.59	2.62	ns	
SSTL135_S	0.67	0.75	0.82	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns	
SSTL15_S	0.60	0.68	0.75	0.80	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns	
SSTL18_I_S	0.67	0.75	0.82	0.87	1.67	1.79	2.04	2.24	2.23	2.45	2.87	2.89	ns	
SSTL18_II_S	0.67	0.75	0.82	0.87	1.31	1.43	1.68	1.91	1.87	2.09	2.51	2.56	ns	
DIFF_SSTL135_S	0.68	0.76	0.83	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns	
DIFF_SSTL15_S	0.68	0.76	0.83	0.87	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns	
DIFF_SSTL18_I_S	0.71	0.79	0.86	0.87	1.68	1.80	2.06	2.24	2.25	2.46	2.89	2.89	ns	
DIFF_SSTL18_II_S	0.71	0.79	0.86	0.87	1.38	1.51	1.76	1.94	1.95	2.17	2.59	2.59	ns	
SSTL135_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
SSTL15_F	0.60	0.68	0.75	0.80	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns	
SSTL18_I_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.72	1.69	1.90	2.32	2.37	ns	
SSTL18_II_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
DIFF_SSTL135_F	0.68	0.76	0.83	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
DIFF_SSTL15_F	0.68	0.76	0.83	0.87	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns	
DIFF_SSTL18_I_F	0.71	0.79	0.86	0.87	1.23	1.35	1.60	1.80	1.79	2.01	2.43	2.45	ns	
DIFF_SSTL18_II_F	0.71	0.79	0.86	0.87	1.21	1.33	1.59	1.79	1.78	1.99	2.42	2.44	ns	

Table 17 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 17: IOB 3-state Output Switching Characteristics

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
T <sub>IOTPHZ</sub>	T input to pad high-impedance	2.06	2.19	2.37	2.19	ns	
T <sub>IOIBUFDISABLE</sub>	IBUF turn-on time from IBUFDISABLE to O output	2.11	2.30	2.60	2.30	ns	

## Input/Output Logic Switching Characteristics

Table 18: ILOGIC Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold</b>						
T <sub>ICE1CK/T<sub>ICKCE1</sub></sub>	CE1 pin setup/hold with respect to CLK	0.48/0.02	0.54/0.02	0.76/0.02	0.40/-0.07	ns
T <sub>ISRCK/T<sub>ICKSR</sub></sub>	SR pin setup/hold with respect to CLK	0.60/0.01	0.70/0.01	1.13/0.01	0.88/-0.35	ns
T <sub>IDOCK/T<sub>OCKD</sub></sub>	D pin setup/hold with respect to CLK without Delay	0.01/0.27	0.01/0.29	0.01/0.33	0.01/0.33	ns
T <sub>IDOCKD/T<sub>OCKDD</sub></sub>	DDLY pin setup/hold with respect to CLK (using IDELAY)	0.02/0.27	0.02/0.29	0.02/0.33	0.01/0.33	ns
<b>Combinatorial</b>						
T <sub>IDI</sub>	D pin to O pin propagation delay, no Delay	0.11	0.11	0.13	0.14	ns
T <sub>IDID</sub>	DDLY pin to O pin propagation delay (using IDELAY)	0.11	0.12	0.14	0.15	ns
<b>Sequential Delays</b>						
T <sub>IDLO</sub>	D pin to Q1 pin using flip-flop as a latch without Delay	0.41	0.44	0.51	0.54	ns
T <sub>IDLOD</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY)	0.41	0.44	0.51	0.55	ns
T <sub>ICKQ</sub>	CLK to Q outputs	0.53	0.57	0.66	0.71	ns
T <sub>RQ_ILOGIC</sub>	SR pin to OQ/TQ out	0.96	1.08	1.32	1.32	ns
T <sub>GSRQ_ILOGIC</sub>	Global set/reset to Q outputs	7.60	7.60	10.51	11.39	ns
<b>Set/Reset</b>						
T <sub>RPW_ILOGIC</sub>	Minimum pulse width, SR inputs	0.61	0.72	0.72	0.68	ns, Min

Table 19: OLOGIC Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold</b>						
T <sub>ODCK/T<sub>OCKD</sub></sub>	D1/D2 pins setup/hold with respect to CLK	0.67/-0.11	0.71/-0.11	0.84/-0.11	0.60/-0.18	ns
T <sub>OOCCK/T<sub>OCKOCE</sub></sub>	OCE pin setup/hold with respect to CLK	0.32/0.58	0.34/0.58	0.51/0.58	0.21/-0.10	ns
T <sub>OSRCK/T<sub>OCKSR</sub></sub>	SR pin setup/hold with respect to CLK	0.37/0.21	0.44/0.21	0.80/0.21	0.62/-0.25	ns
T <sub>OTCK/T<sub>OCKT</sub></sub>	T1/T2 pins setup/hold with respect to CLK	0.69/-0.14	0.73/-0.14	0.89/-0.14	0.60/-0.18	ns
T <sub>TOTCECK/T<sub>OCKTCE</sub></sub>	TCE pin setup/hold with respect to CLK	0.32/0.01	0.34/0.01	0.51/0.01	0.22/-0.10	ns
<b>Combinatorial</b>						
T <sub>ODQ</sub>	D1 to OQ out or T1 to TQ out	0.83	0.96	1.16	1.36	ns
<b>Sequential Delays</b>						
T <sub>OCKQ</sub>	CLK to OQ/TQ out	0.47	0.49	0.56	0.63	ns
T <sub>RQ_OLOGIC</sub>	SR pin to OQ/TQ out	0.72	0.80	0.95	1.12	ns
T <sub>GSRQ_OLOGIC</sub>	Global set/reset to Q outputs	7.60	7.60	10.51	11.39	ns
<b>Set/Reset</b>						
T <sub>RPW_OLOGIC</sub>	Minimum pulse width, SR inputs	0.64	0.74	0.74	0.68	ns, Min

## Input/Output Delay Switching Characteristics

Table 22: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>IDELAYCTRL</b>						
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL	3.67	3.67	3.67	3.22	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.00 <sup>(1)</sup>	200.00	200.00	200.00	200.00	MHz
	Attribute REFCLK frequency = 300.00 <sup>(1)</sup>	300.00	300.00	N/A	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum Reset pulse width	59.28	59.28	59.28	52.00	ns
<b>IDELAY</b>						
T <sub>IDELAYRESOLUTION</sub>	IDELAY chain delay resolution	1/(32 x 2 x F <sub>REF</sub> )				ps
T <sub>IDELAYPAT_JIT</sub>	Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>	0	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup>	±5	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup>	±9	±9	±9	±9	ps per tap
T <sub>IDELAY_CLK_MAX</sub>	Maximum frequency of CLK input to IDELAY	680.00	680.00	600.00	520.00	MHz
T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>	CE pin setup/hold with respect to C for IDELAY	0.12/0.11	0.16/0.13	0.21/0.16	0.14/0.16	ns
T <sub>IDCCK_INC</sub> / T <sub>IDCKC_INC</sub>	INC pin setup/hold with respect to C for IDELAY	0.12/0.16	0.14/0.18	0.16/0.22	0.10/0.23	ns
T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>	RST pin setup/hold with respect to C for IDELAY	0.15/0.09	0.16/0.11	0.18/0.14	0.22/0.19	ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY	Note 5	Note 5	Note 5	Note 5	ps

**Notes:**

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See TRACE report for actual values.

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 25: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
<b>Sequential Delays</b>							
T <sub>SHCKO</sub>	Clock to A – B outputs	0.98	1.09	1.32	1.54	ns, Max	
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	1.37	1.53	1.86	2.18	ns, Max	
<b>Setup and Hold Times Before/After Clock CLK</b>							
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.54/0.28	0.60/0.30	0.72/0.35	0.96/0.40	ns, Min	
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.27/0.55	0.30/0.60	0.37/0.70	0.43/0.71	ns, Min	
	Address An inputs through MUXs and/or carry logic to clock	0.69/0.18	0.77/0.21	0.94/0.26	1.11/0.29	ns, Min	
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.38/0.10	0.43/0.12	0.53/0.17	0.62/0.13	ns, Min	
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.39/0.10	0.44/0.11	0.53/0.17	0.63/0.12	ns, Min	
<b>Clock CLK</b>							
T <sub>MPW_LRAM</sub>	Minimum pulse width	1.05	1.13	1.25	0.82	ns, Min	
T <sub>MCP</sub>	Minimum clock period	2.10	2.26	2.50	1.64	ns, Min	

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
2. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 26: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
<b>Sequential Delays</b>							
T <sub>REG</sub>	Clock to A – D outputs	1.19	1.33	1.61	1.89	ns, Max	
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.58	1.77	2.15	2.53	ns, Max	
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	1.12	1.23	1.46	1.68	ns, Max	
<b>Setup and Hold Times Before/After Clock CLK</b>							
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.37/0.10	0.41/0.12	0.51/0.17	0.59/0.13	ns, Min	
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.37/0.10	0.42/0.11	0.52/0.17	0.60/0.12	ns, Min	
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.33/0.34	0.37/0.37	0.44/0.43	0.54/0.47	ns, Min	
<b>Clock CLK</b>							
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.77	0.86	0.98	1.04	ns, Min	

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

## Block RAM and FIFO Switching Characteristics

Table 27: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Block RAM and FIFO Clock-to-Out Delays</b>						
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.85	2.13	2.46	2.87	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.64	0.74	0.89	1.02	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.77	3.04	3.84	5.30	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.73	0.81	0.94	1.11	ns, Max
T <sub>RCKO_DO_CASCOUP</sub> and T <sub>RCKO_DO_CASCOUP_REG</sub>	Clock CLK to DOUT output with cascade (without output register) <sup>(2)</sup>	2.61	2.88	3.30	3.76	ns, Max
	Clock CLK to DOUT output with cascade (with output register) <sup>(4)</sup>	1.16	1.28	1.46	1.56	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.76	0.87	1.05	1.14	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.94	1.02	1.15	1.30	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.78	0.85	0.94	1.10	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.56	2.81	3.55	4.90	ns, Max
	Clock CLK to BITERR (with output register)	0.68	0.76	0.89	1.05	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.75	0.88	1.07	1.15	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.84	0.93	1.08	1.29	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.45/0.31	0.49/0.33	0.57/0.36	0.77/0.45	ns, Min
T <sub>RDCK_DI_WF_NC</sub> /T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.58/0.60	0.65/0.63	0.74/0.67	0.92/0.76	ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.20/0.29	0.22/0.34	0.25/0.41	0.29/0.38	ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.50/0.43	0.55/0.46	0.63/0.50	0.78/0.54	ns, Min
T <sub>RDCK_DI_ECCW</sub> /T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.93/0.43	1.02/0.46	1.17/0.50	1.38/0.48	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> /T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	1.04/0.56	1.15/0.59	1.32/0.64	1.55/0.77	ns, Min
T <sub>RCKC_INJECTBITERR</sub> /T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.58/0.35	0.64/0.37	0.74/0.40	0.92/0.48	ns, Min
T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM enable (EN) input	0.35/0.20	0.39/0.21	0.45/0.23	0.57/0.26	ns, Min
T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.24/0.15	0.29/0.15	0.36/0.16	0.40/0.19	ns, Min
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.29/0.07	0.32/0.07	0.35/0.07	0.41/0.07	ns, Min

Table 28: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of the RST Pins</b>						
$T_{DSPDCK\_RSTA; RSTB\_AREG; BREG}/T_{DSPCKD\_RSTA; RSTB\_AREG; BREG}$	{RSTA, RSTB} input to {A, B} register CLK	0.41/ 0.11	0.46/ 0.13	0.55/ 0.15	0.63/ 0.40	ns
$T_{DSPDCK\_RSTC\_CREG}/T_{DSPCKD\_RSTC\_CREG}$	RSTC input to C register CLK	0.07/ 0.10	0.08/ 0.11	0.09/ 0.12	0.13/ 0.11	ns
$T_{DSPDCK\_RSTD\_DREG}/T_{DSPCKD\_RSTD\_DREG}$	RSTD input to D register CLK	0.44/ 0.07	0.50/ 0.08	0.59/ 0.09	0.67/ 0.08	ns
$T_{DSPDCK\_RSTM\_MREG}/T_{DSPCKD\_RSTM\_MREG}$	RSTM input to M register CLK	0.21/ 0.22	0.23/ 0.24	0.27/ 0.28	0.28/ 0.35	ns
$T_{DSPDCK\_RSTP\_PREG}/T_{DSPCKD\_RSTP\_PREG}$	RSTP input to P register CLK	0.27/ 0.01	0.30/ 0.01	0.35/ 0.01	0.43/ 0.00	ns
<b>Combinatorial Delays from Input Pins to Output Pins</b>						
$T_{DSPDO\_A\_CARRYOUT\_MULT}$	A input to CARRYOUT output using multiplier	3.79	4.35	5.18	6.61	ns
$T_{DSPDO\_D\_P\_MULT}$	D input to P output using multiplier	3.72	4.26	5.07	6.41	ns
$T_{DSPDO\_B\_P}$	B input to P output not using multiplier	1.53	1.75	2.08	2.48	ns
$T_{DSPDO\_C\_P}$	C input to P output	1.33	1.53	1.82	2.22	ns
<b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>						
$T_{DSPDO\_A; B}\_ACOUT; BCOUT}$	{A, B} input to {ACOUT, BCOUT} output	0.55	0.63	0.74	0.87	ns
$T_{DSPDO\_A, B}\_CARRYCASOUT\_MULT}$	{A, B} input to CARRYCASOUT output using multiplier	4.06	4.65	5.54	7.03	ns
$T_{DSPDO\_D}\_CARRYCASOUT\_MULT$	D input to CARRYCASOUT output using multiplier	3.97	4.54	5.40	6.81	ns
$T_{DSPDO\_A, B}\_CARRYCASOUT$	{A, B} input to CARRYCASOUT output not using multiplier	1.77	2.03	2.41	2.88	ns
$T_{DSPDO\_C}\_CARRYCASOUT$	C input to CARRYCASOUT output	1.58	1.81	2.15	2.62	ns
<b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b>						
$T_{DSPDO\_ACIN\_P\_MULT}$	ACIN input to P output using multiplier	3.65	4.19	5.00	6.40	ns
$T_{DSPDO\_ACIN\_P}$	ACIN input to P output not using multiplier	1.37	1.57	1.88	2.44	ns
$T_{DSPDO\_ACIN\_ACOUT}$	ACIN input to ACOUT output	0.38	0.44	0.53	0.63	ns
$T_{DSPDO\_ACIN}\_CARRYCASOUT\_MULT$	ACIN input to CARRYCASOUT output using multiplier	3.90	4.47	5.33	6.79	ns
$T_{DSPDO\_ACIN}\_CARRYCASOUT$	ACIN input to CARRYCASOUT output not using multiplier	1.61	1.85	2.21	2.84	ns
$T_{DSPDO\_PCIN\_P}$	PCIN input to P output	1.11	1.28	1.52	1.82	ns
$T_{DSPDO\_PCIN}\_CARRYCASOUT$	PCIN input to CARRYCASOUT output	1.36	1.56	1.85	2.21	ns
<b>Clock to Outs from Output Register Clock to Output Pins</b>						
$T_{DSPCKO\_P\_PREG}$	CLK PREG to P output	0.33	0.37	0.44	0.54	ns
$T_{DSPCKO}\_CARRYCASOUT\_PREG$	CLK PREG to CARRYCASOUT output	0.52	0.59	0.69	0.84	ns

Table 28: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Clock to Outs from Pipeline Register Clock to Output Pins</b>						
T <sub>DSPCKO_P_MREG</sub>	CLK MREG to P output	1.68	1.93	2.31	2.73	ns
T <sub>DSPCKO_CARRYCASCOU_MREG</sub>	CLK MREG to CARRYCASCOU output	1.92	2.21	2.64	3.12	ns
T <sub>DSPCKO_P_ADREG_MULT</sub>	CLK ADREG to P output using multiplier	2.72	3.10	3.69	4.60	ns
T <sub>DSPCKO_CARRYCASCOU_ADREG_MULT</sub>	CLK ADREG to CARRYCASCOU output using multiplier	2.96	3.38	4.02	4.99	ns
<b>Clock to Outs from Input Register Clock to Output Pins</b>						
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK AREG to P output using multiplier	3.94	4.51	5.37	6.84	ns
T <sub>DSPCKO_P_BREG</sub>	CLK BREG to P output not using multiplier	1.64	1.87	2.22	2.65	ns
T <sub>DSPCKO_P_CREG</sub>	CLK CREG to P output not using multiplier	1.69	1.93	2.30	2.81	ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK DREG to P output using multiplier	3.91	4.48	5.32	6.77	ns
<b>Clock to Outs from Input Register Clock to Cascading Output Pins</b>						
T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>	CLK (ACOUT, BCOUT) to {A,B} register output	0.64	0.73	0.87	1.02	ns
T <sub>DSPCKO_CARRYCASCOU_{AREG, BREG}_MULT</sub>	CLK (AREG, BREG) to CARRYCASCOU output using multiplier	4.19	4.79	5.70	7.24	ns
T <sub>DSPCKO_CARRYCASCOU_BREG</sub>	CLK BREG to CARRYCASCOU output not using multiplier	1.88	2.15	2.55	3.04	ns
T <sub>DSPCKO_CARRYCASCOU_DREG_MULT</sub>	CLK DREG to CARRYCASCOU output using multiplier	4.16	4.76	5.65	7.17	ns
T <sub>DSPCKO_CARRYCASCOU_CREG</sub>	CLK CREG to CARRYCASCOU output	1.94	2.21	2.63	3.20	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	With all registers used	628.93	550.66	464.25	363.77	MHz
F <sub>MAX_PATDET</sub>	With pattern detector	531.63	465.77	392.93	310.08	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	349.28	305.62	257.47	210.44	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	317.26	277.62	233.92	191.28	MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	397.30	346.26	290.44	223.26	MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	397.30	346.26	290.44	223.26	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	260.01	227.01	190.69	150.13	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	241.72	211.15	177.43	140.10	MHz

## PLL Switching Characteristics

Table 35: PLL Specification

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
PLL_F <sub>INMAX</sub>	Maximum input clock frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>INMIN</sub>	Minimum input clock frequency	19.00	19.00	19.00	19.00	MHz
PLL_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max				
PLL_F <sub>INDUTY</sub>	Allowable input duty cycle: 19—49 MHz	25	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	45	%
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO frequency	2133.00	1866.00	1600.00	1600.00	MHz
PLL_F <sub>BANDWIDTH</sub>	Low PLL bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz
	High PLL bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz
PLL_T <sub>STATPHAOFFSET</sub>	Static phase offset of the PLL outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns
PLL_T <sub>OUTJITTER</sub>	PLL output jitter	Note 3				
PLL_T <sub>OUTDUTY</sub>	PLL output clock duty-cycle precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns
PLL_T <sub>LOCKMAX</sub>	PLL maximum lock time	100.00	100.00	100.00	100.00	μs
PLL_F <sub>OUTMAX</sub>	PLL maximum output frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>OUTMIN</sub>	PLL minimum output frequency <sup>(5)</sup>	6.25	6.25	6.25	6.25	MHz
PLL_T <sub>EXTFDVAR</sub>	External clock feedback variation	< 20% of clock input period or 1 ns Max				
PLL_RST <sub>MINPULSE</sub>	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
PLL_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	450.00	MHz
PLL_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector	19.00	19.00	19.00	19.00	MHz
PLL_T <sub>FBDELAY</sub>	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle				

### Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK

T <sub>PLLDCK_DADDR</sub> /T <sub>PLLCKD_DADDR</sub>	Setup and hold of D address	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>PLLDCK_DI</sub> /T <sub>PLLCKD_DI</sub>	Setup and hold of D input	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>PLLDCK_DEN</sub> /T <sub>PLLCKD_DEN</sub>	Setup and hold of D enable	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T <sub>PLLDCK_DWE</sub> /T <sub>PLLCKD_DWE</sub>	Setup and hold of D write enable	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>PLLCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	0.99	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max

#### Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)**

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL.							
TICKOF	Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region)	XC7A100T	5.14	5.74	6.72	7.64	ns
		XC7A200T	5.47	6.11	7.16	8.10	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)**

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL.							
TICKOFFAR	Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region)	XC7A100T	5.38	6.01	7.02	7.96	ns
		XC7A200T	6.17	6.89	8.05	9.05	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 38: Clock-Capable Clock Input to Output Delay With MMCM**

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM.							
TICKOFMMCMCC	Clock-capable clock input and OUTFF <i>with</i> MMCM	XC7A100T	0.89	0.94	0.96	1.81	ns
		XC7A200T	0.90	0.97	1.01	1.86	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

## GTP Transceiver Specifications

### GTP Transceiver DC Input and Output Levels

Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 47: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$DV_{PPOUT}$	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to maximum setting	—	—	1000	mV
$V_{CMOUTDC}$	DC common mode output voltage	Equation based	$V_{MGTAVTT} - DV_{PPOUT}/4$			mV
$R_{OUT}$	Differential output resistance		—	100	—	$\Omega$
$V_{CMOUTAC}$	Common mode output voltage: AC coupled		$1/2 V_{MGTAVTT}$			mV
$T_{OSKEW}$	Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages)		—	—	10	ps
	Transmitter output pair (TXP and TXN) intra-pair skew (FGG, FTG, CSG packages)		—	—	12	ps
$DV_{PPIN}$	Differential peak-to-peak input voltage	External AC coupled	150	—	2000	mV
$V_{IN}$	Absolute input voltage	DC coupled $V_{MGTAVTT} = 1.2V$	-200	—	$V_{MGTAVTT}$	mV
$V_{CMIN}$	Common mode input voltage	DC coupled $V_{MGTAVTT} = 1.2V$	—	$2/3 V_{MGTAVTT}$	—	mV
$R_{IN}$	Differential input resistance		—	100	—	$\Omega$
$C_{EXT}$	Recommended external AC coupling capacitor <sup>(2)</sup>		—	100	—	nF

#### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T <sub>LOCK</sub>	Initial PLL lock		—	—	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time.	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	2.3 x 10 <sup>6</sup>	UI

Table 53: GTP Transceiver User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Conditions	Speed Grade				Units
			1.0V			0.9V	
			-3	-2/-2L	-1	-2L	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz

**Notes:**

1. Clocking must be implemented as described in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#).

Table 54: GTP Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$F_{GTPTX}$	Serial data rate range		0.500	—	$F_{GTPMAX}$	Gb/s
$T_{RTX}$	TX rise time	20%–80%	—	50	—	ps
$T_{FTX}$	TX fall time	20%–80%	—	50	—	ps
$T_{LLSKEW}$	TX lane-to-lane skew <sup>(1)</sup>		—	—	500	ps
$V_{TXOOBVDPDPP}$	Electrical idle amplitude		—	—	20	mV
$T_{TXOOBTTRANSITION}$	Electrical idle transition time		—	—	140	ns
$TJ_{6.6}$	Total Jitter <sup>(2)(3)</sup>	6.6 Gb/s	—	—	0.30	UI
$DJ_{6.6}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{5.0}$	Total Jitter <sup>(2)(3)</sup>	5.0 Gb/s	—	—	0.30	UI
$DJ_{5.0}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{4.25}$	Total Jitter <sup>(2)(3)</sup>	4.25 Gb/s	—	—	0.30	UI
$DJ_{4.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{3.75}$	Total Jitter <sup>(2)(3)</sup>	3.75 Gb/s	—	—	0.30	UI
$DJ_{3.75}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{3.2}$	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(4)</sup>	—	—	0.2	UI
$DJ_{3.2}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.1	UI
$TJ_{3.2L}$	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(5)</sup>	—	—	0.32	UI
$DJ_{3.2L}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.16	UI
$TJ_{2.5}$	Total Jitter <sup>(2)(3)</sup>	2.5 Gb/s <sup>(6)</sup>	—	—	0.20	UI
$DJ_{2.5}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.08	UI
$TJ_{1.25}$	Total Jitter <sup>(2)(3)</sup>	1.25 Gb/s <sup>(7)</sup>	—	—	0.15	UI
$DJ_{1.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.06	UI
$TJ_{500}$	Total Jitter <sup>(2)(3)</sup>	500 Mb/s	—	—	0.1	UI
$DJ_{500}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
2. Using PLL[0/1]\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of  $1e^{-12}$ .
4. PLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
5. PLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
6. PLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
7. PLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 55: GTP Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
F <sub>GTPRX</sub>	Serial data rate	RX oversampler not enabled	0.500	—	F <sub>GTPMAX</sub>	Gb/s
T <sub>RXELECIDLE</sub>	Time for RXELECIDLE to respond to loss or restoration of data		—	10	—	ns
RX <sub>OOBVDPP</sub>	OOB detect threshold peak-to-peak		60	—	150	mV
RX <sub>SST</sub>	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	—	5000	ppm
RX <sub>RL</sub>	Run length (CID)		—	—	512	UI
RX <sub>PPMTOL</sub>	Data/REFCLK PPM offset tolerance		-1250	—	1250	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
JT_SJ <sub>6.6</sub>	Sinusoidal Jitter <sup>(3)</sup>	6.6 Gb/s	0.44	—	—	UI
JT_SJ <sub>5.0</sub>	Sinusoidal Jitter <sup>(3)</sup>	5.0 Gb/s	0.44	—	—	UI
JT_SJ <sub>4.25</sub>	Sinusoidal Jitter <sup>(3)</sup>	4.25 Gb/s	0.44	—	—	UI
JT_SJ <sub>3.75</sub>	Sinusoidal Jitter <sup>(3)</sup>	3.75 Gb/s	0.44	—	—	UI
JT_SJ <sub>3.2</sub>	Sinusoidal Jitter <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	—	—	UI
JT_SJ <sub>3.2L</sub>	Sinusoidal Jitter <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	—	—	UI
JT_SJ <sub>2.5</sub>	Sinusoidal Jitter <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	—	—	UI
JT_SJ <sub>1.25</sub>	Sinusoidal Jitter <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	—	—	UI
JT_SJ <sub>500</sub>	Sinusoidal Jitter <sup>(3)</sup>	500 Mb/s	0.4	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
JT_TJSE <sub>3.2</sub>	Total Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
JT_TJSE <sub>6.6</sub>		6.6 Gb/s	0.70	—	—	UI
JT_SJSE <sub>3.2</sub>	Sinusoidal Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.1	—	—	UI
JT_SJSE <sub>6.6</sub>		6.6 Gb/s	0.1	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. PLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. PLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
6. PLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
7. PLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
8. Composite jitter.

## GTP Transceiver Protocol Jitter Characteristics

For Table 56 through Table 60, the [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) contains recommended settings for optimal usage of protocol specific characteristics.

**Table 56: Gigabit Ethernet Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>Gigabit Ethernet Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	1250	–	0.24	UI
<b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	1250	0.749	–	UI

**Table 57: XAUI Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>XAUI Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	3125	–	0.35	UI
<b>XAUI Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	3125	0.65	–	UI

**Table 58: PCI Express Protocol Characteristics<sup>(1)</sup>**

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
<b>PCI Express Transmitter Jitter Generation</b>					
PCI Express Gen 1	Total transmitter jitter	2500	–	0.25	UI
PCI Express Gen 2	Total transmitter jitter	5000	–	0.25	UI
<b>PCI Express Receiver High Frequency Jitter Tolerance</b>					
PCI Express Gen 1	Total receiver jitter tolerance	2500	0.65	–	UI
PCI Express Gen 2 <sup>(2)</sup>	Receiver inherent timing error	5000	0.40	–	UI
	Receiver inherent deterministic timing error		0.30	–	UI

**Notes:**

1. Tested per card electromechanical (CEM) methodology.
2. Using common REFCLK.

**Table 59: CEI-6G Protocol Characteristics**

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
<b>CEI-6G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	–	0.3	UI
<b>CEI-6G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	–	UI

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

Table 62: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
DCLK Duty Cycle			40	—	60	%
<b>XADC Reference<sup>(5)</sup></b>						
External Reference	V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V
On-Chip Reference		Ground V <sub>REFP</sub> pin to AGND, T <sub>j</sub> = -40°C to 100°C	1.2375	1.25	1.2625	V

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for BitGen option XADCEnhancedLinearity = ON.
- See the ADC chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- See the Timing chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratioimetric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

## Configuration Switching Characteristics

Table 63: Configuration Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Power-up Timing Characteristics</b>						
T <sub>PL</sub> <sup>(1)</sup>	Program latency	5.00	5.00	5.00	5.00	ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on reset (50 ms ramp rate time)	10/50	10/50	10/50	10/50	ms, Min/Max
	Power-on reset (1 ms ramp rate time)	10/35	10/35	10/35	10/35	ms, Min/Max
T <sub>PROGRAM</sub>	Program pulse width	250.00	250.00	250.00	250.00	ns, Min
<b>CCLK Output (Master Mode)</b>						
T <sub>ICCK</sub>	Master CCLK output delay	150.00	150.00	150.00	150.00	ns, Min
T <sub>MCCKL</sub>	Master CCLK clock Low time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
T <sub>MCCKH</sub>	Master CCLK clock High time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
F <sub>MCCK</sub>	Master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
	Master CCLK frequency for AES encrypted x16	50.00	50.00	50.00	35.00	MHz, Max
F <sub>MCCK_START</sub>	Master CCLK frequency at start of configuration	3.00	3.00	3.00	3.00	MHz, Typ
F <sub>MCCKTOL</sub>	Frequency tolerance, master mode with respect to nominal CCLK	±50	±50	±50	±50	%, Max
<b>CCLK Input (Slave Modes)</b>						
T <sub>SCCKL</sub>	Slave CCLK clock minimum Low time	2.50	2.50	2.50	2.50	ns, Min
T <sub>SCCKH</sub>	Slave CCLK clock minimum High time	2.50	2.50	2.50	2.50	ns, Min
F <sub>SCCK</sub>	Slave CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
<b>EMCCLK Input (Master Mode)</b>						
T <sub>EMCCKL</sub>	External master CCLK Low time	2.50	2.50	2.50	2.50	ns, Min
T <sub>EMCCKH</sub>	External master CCLK High time	2.50	2.50	2.50	2.50	ns, Min
F <sub>EMCCK</sub>	External master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.