



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	7925
Number of Logic Elements/Cells	101440
Total RAM Bits	4976640
Number of I/O	300
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc7a100t-3fgg676e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 2: Recommended Operating Conditions(1)(2) (Cont'd)

Symbol	Description		Тур	Max	Units
Temperature					
	Junction temperature operating range for commercial (C) temperature devices	0	_	85	°C
T _j	Junction temperature operating range for extended (E) temperature devices	0	_	100	°C
	Junction temperature operating range for industrial (I) temperature devices	-40	-	100	°C

- 1. All voltages are relative to ground.
- 2. For the design of the power distribution system consult <u>UG483</u>, 7 Series FPGAs PCB Design and Pin Planning Guide.
- 3. Configuration data is retained even if V_{CCO} drops to 0V.
- 4. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- 5. The lower absolute voltage specification always applies.
- 6. A total of 200 mA per bank should not be exceeded.
- 7. V_{CCBATT} is required only when using bitstream encryption. If battery is not used, connect V_{CCBATT} to either ground or V_{CCAUX}.
- 8. Each voltage listed requires the filter circuit described in UG482: 7 Series FPGAs GTP Transceiver User Guide.
- 9. Voltages are specified for the temperature range of $T_i = 0^{\circ}C$ to $+85^{\circ}C$.

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ ⁽¹⁾	Max	Units
V _{DRINT}	Data retention V _{CCINT} voltage (below which configuration data might be lost)	0.75	_	-	V
V _{DRI}	Data retention V _{CCAUX} voltage (below which configuration data might be lost)	1.5	_	_	V
I _{REF}	V _{REF} leakage current per pin	_	_	15	μΑ
IL	Input or output leakage current per pin (sample-tested)	_	_	15	μΑ
C _{IN} ⁽²⁾	Die input capacitance at the pad	_	_	8	pF
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 3.3V	90	_	330	μΑ
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 2.5V	68	_	250	μΑ
I _{RPU}	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.8V	34	_	220	μΑ
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.5V	23	_	150	μΑ
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.2V	12	_	120	μΑ
	Pad pull-down (when selected) @ V _{IN} = 3.3V	68	_	330	μΑ
I _{RPD}	Pad pull-down (when selected) @ V _{IN} = 1.8V	45	_	180	μΑ
I _{CCADC}	Analog supply current, analog circuits in powered up state	_	_	25	mA
I _{BATT} (3)	Battery supply current	_	_	150	nA
	Thevenin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), and industrial (I), and extended (E) temperature devices	28	40	55	Ω
R _{IN_TERM} ⁽⁴⁾	Thevenin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), and industrial (I), and extended (E) temperature devices	35	50	65	Ω
	Thevenin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), and industrial (I), and extended (E) temperature devices	44	60	83	Ω



Table 6 shows the minimum current, in addition to I_{CCQ}, that is required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in Table 5 and Table 6 are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after V_{CCINT} is applied.

Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 6: Power-On Current for Artix-7 Devices(1)

Device	I _{CCINTMIN} Typ ⁽²⁾	I _{CCAUXMIN} Typ ⁽²⁾	I _{CCOMIN} Typ ⁽²⁾	I _{CCBRAMMIN} Typ ⁽²⁾	Units
XC7A100T	I _{CCINTQ} + 170	I _{CCAUXQ} + 40	I _{CCOQ} + 40 mA per bank	I _{CCBRAMQ} + 60	mA
XC7A200T	I _{CCINTQ} + 340	I _{CCAUXQ} + 50	I _{CCOQ} + 40 mA per bank	I _{CCBRAMQ} + 80	mA

Notes:

- 1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate maximum power-on currents.
- 2. Typical values are specified at nominal voltage, 25°C.

Table 7: Power Supply Ramp Time

Symbol	Description Conditions		Min	Max	Units
T _{VCCINT}	Ramp time from GND to 90% of V _{CCINT}			50	ms
T _{VCCO}	Ramp time from GND to 90% of V _{CCO}			50	ms
T _{VCCAUX}	Ramp time from GND to 90% of V _{CCAUX}			50	ms
T _{VCCBRAM}	Ramp time from GND to 90% of V _{CCBRAM}			50	ms
т	Allowed time new power evels for V V > 2 COEV	$T_J = 100^{\circ}C^{(1)}$	-	- 500	ma
VCCO2VCCAUX	Allowed time per power cycle for V _{CCO} – V _{CCAUX} > 2.625V	$T_{J} = 85^{\circ}C^{(1)}$	_	800	ms
T _{MGTAVCC}	Ramp time from GND to 90% of V _{MGTAVCC}		0.2	50	ms
T _{MGTAVTT}			0.2	50	ms

Notes:

Based on 240,000 power cycles with nominal V_{CCO} of 3.3V or 36,500 power cycles with worst case V_{CCO} of 3.465V.



DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels(1)(2)

I/O Standard		V _{IL}	V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
i/O Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min
HSTL_I	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	8.00	-8.00
HSTL_I_18	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	8.00	-8.00
HSTL_II	-0.300	$V_{REF} - 0.100$	V _{REF} + 0.100	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	16.00	-16.00
HSTL_II_18	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	16.00	-16.00
HSUL_12	-0.300	V _{REF} – 0.130	V _{REF} + 0.130	$V_{CCO} + 0.300$	20% V _{CCO}	80% V _{CCO}	0.10	-0.10
LVCMOS12	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	Note 3	Note 3
LVCMOS15	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	25% V _{CCO}	75% V _{CCO}	Note 4	Note 4
LVCMOS18	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.450	V _{CCO} - 0.450	Note 5	Note 5
LVCMOS25	-0.300	0.7	1.700	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVCMOS33	-0.300	0.8	2.000	3.450	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVTTL	-0.300	0.8	2.000	3.450	0.400	2.400	Note 5	Note 5
MOBILE_DDR	-0.300	20% V _{CCO}	80% V _{CCO}	V _{CCO} + 0.300	10% V _{CCO}	90% V _{CCO}	0.10	-0.10
PCI33_3	-0.500	30% V _{CCO}	50% V _{CCO}	$V_{CCO} + 0.500$	10% V _{CCO}	90% V _{CCO}	1.50	-0.50
SSTL135	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	13.00	-13.00
SSTL135_R	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	8.90	-8.90
SSTL15	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	$V_{CCO} + 0.300$	V _{CCO} /2 - 0.175	V _{CCO} /2 + 0.175	13.00	-13.00
SSTL15_R	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 - 0.175	V _{CCO} /2 + 0.175	8.90	-8.90
SSTL18_I	-0.300	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.300	V _{CCO} /2 - 0.470	V _{CCO} /2 + 0.470	8.00	-8.00
SSTL18_II	-0.300	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.300	V _{CCO} /2 - 0.600	V _{CCO} /2 + 0.600	13.40	-13.40

- 1. Tested according to relevant specifications.
- 2. 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- 3. Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
- 4. Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
- 5. Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.
- 6. For detailed interface specific DC voltage levels, see UG471: 7 Series FPGAs SelectIO Resources User Guide.



LVDS DC Specifications (LVDS_25)

See <u>UG471</u>: 7 Series FPGAs SelectIO Resources User Guide for more information on the LVDS_25 standard in the HR I/O banks.

Table 11: LVDS 25 DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V _{CCO}	Supply Voltage		2.375	2.500	2.625	V
V _{OH}	Output High Voltage for Q and Q	$R_T = 100 \Omega$ across Q and \overline{Q} signals	_	_	1.675	V
V _{OL}	Output Low Voltage for Q and Q	$R_T = 100 \Omega$ across Q and \overline{Q} signals	0.700	_	_	V
V _{ODIFF}	Differential Output Voltage $(Q - \overline{Q})$, $Q = \text{High}$	$R_T = 100 \Omega$ across Q and \overline{Q} signals	247	350	600	mV
V _{OCM}	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and \overline{Q} signals	1.000	1.250	1.425	V
V _{IDIFF}	Differential Input Voltage $(Q - \overline{Q})$, $Q = High(\overline{Q} - Q)$, $\overline{Q} = High$		100	350	600	mV
V _{ICM}	Input Common-Mode Voltage		0.300	1.200	1.425	V

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in v1.07 from the 14.4/2012.4 device pack for ISE® Design Suite14.4 and Vivado® Design Suite 2012.4 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the 14.4/2012.4 device pack for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.



Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 12 correlates the current status of each Artix-7 device on a per speed grade basis.

Table 12: Artix-7 Device Speed Grade Designations

Device		Speed Grade Designations	
Device	Advance	Preliminary	Production
XC7A100T	-2L (0.9V)		-3, -2, -2L (1.0V), -1
XC7A200T	-2L (0.9V)		-3, -2, -2L (1.0V), -1

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 13 lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 13: Artix-7 Device Production Software and Speed Specification Release

Device		1.0V				
	-3	-2/-2L	-1	-2L		
XC7A100T	ISE 14.4 and Vivad	ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07				
XC7A200T	ISE 14.4 and Vivad	lo 2012.4 with the 14.4/2012.	4 device pack v1.07			

Notes:

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.



Output Serializer/Deserializer Switching Characteristics

Table 21: OSERDES Switching Characteristics

Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	-2L	
Setup/Hold						•
T _{OSDCK_D} /T _{OSCKD_D}	D input setup/hold with respect to CLKDIV	0.42/0.03	0.45/0.03	0.63/0.03	0.44/-0.25	ns
T _{OSDCK_T} /T _{OSCKD_T} ⁽¹⁾	T input setup/hold with respect to CLK	0.69/0.13	0.73/-0.13	0.88/-0.13	0.60/-0.25	ns
T _{OSDCK_T2} /T _{OSCKD_T2} ⁽¹⁾	T input setup/hold with respect to CLKDIV	0.31/-0.13	0.34/-0.13	0.39/0.13	0.46/-0.25	ns
T _{OSCCK_OCE} /T _{OSCKC_OCE}	OCE input setup/hold with respect to CLK	0.32/0.58	0.34/0.58	0.51/0.58	0.21/-0.15	ns
T _{OSCCK_S}	SR (reset) input setup with respect to CLKDIV	0.47	0.52	0.85	0.70	ns
T _{OSCCK_TCE} /T _{OSCKC_TCE}	TCE input setup/hold with respect to CLK	0.32/0.01	0.34/0.01	0.51/0.01	0.22/-0.15	ns
Sequential Delays		1	1	1	1	1
T _{OSCKO_OQ}	Clock to out from CLK to OQ	0.40	0.42	0.48	0.54	ns
T _{OSCKO_TQ}	Clock to out from CLK to TQ	0.47	0.49	0.56	0.63	ns
Combinatorial		1	1	1	1	1
T _{OSDO_TTQ}	T input to TQ Out	0.83	0.92	1.11	1.18	ns

^{1.} T_{OSDCK_T2} and T_{OSCKD_T2} are reported as T_{OSDCK_T}/T_{OSCKD_T} in TRACE report.



Input/Output Delay Switching Characteristics

Table 22: Input/Output Delay Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-2/-2L -1		
IDELAYCTRL						
T _{DLYCCO_RDY}	Reset to ready for IDELAYCTRL	3.67	3.67	3.67	3.22	μs
F _{IDELAYCTRL_REF}	Attribute REFCLK frequency = 200.00 ⁽¹⁾	200.00	200.00	200.00	200.00	MHz
	Attribute REFCLK frequency = 300.00 ⁽¹⁾	300.00	300.00	N/A	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	±10	MHz
T _{IDELAYCTRL_RPW}	Minimum Reset pulse width	59.28	59.28	59.28	52.00	ns
IDELAY						
T _{IDELAYRESOLUTION}	IDELAY chain delay resolution	1/(32 x 2 x F _{REF})				ps
	Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾	0	0	0	0	ps per tap
T _{IDELAYPAT_JIT}	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽³⁾	±5	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽⁴⁾	±9	±9	±9	±9	ps per tap
T _{IDELAY_CLK_MAX}	Maximum frequency of CLK input to IDELAY	680.00	680.00	600.00	520.00	MHz
T _{IDCCK_CE} / T _{IDCKC_CE}	CE pin setup/hold with respect to C for IDELAY	0.12/0.11	0.16/0.13	0.21/0.16	0.14/0.16	ns
TIDCCK_INC/ TIDCKC_INC	INC pin setup/hold with respect to C for IDELAY	0.12/0.16	0.14/0.18	0.16/0.22	0.10/0.23	ns
T _{IDCCK_RST} / T _{IDCKC_RST}	RST pin setup/hold with respect to C for IDELAY	0.15/0.09	0.16/0.11	0.18/0.14	0.22/0.19	ns
T _{IDDO_IDATAIN}	Propagation delay through IDELAY	Note 5	Note 5	Note 5	Note 5	ps

- 1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
- 2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
- 3. When HIGH_PERFORMANCE mode is set to TRUE.
- 4. When HIGH_PERFORMANCE mode is set to FALSE.
- 5. Delay depends on IDELAY tap setting. See TRACE report for actual values.



DSP48E1 Switching Characteristics

Table 28: DSP48E1 Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup and Hold Times of Data/Control Pins to	the Input Register Clock					
T _{DSPDCK_A_AREG} / T _{DSPCKD_A_AREG}	A input to A register CLK	0.26/ 0.12	0.30/ 0.13	0.37/ 0.14	0.45/ 0.14	ns
T _{DSPDCK_B_BREG} /T _{DSPCKD_B_BREG}	B input to B register CLK	0.33/ 0.15	0.38/ 0.16	0.45/ 0.18	0.60/ 0.19	ns
T _{DSPDCK_C_CREG} /T _{DSPCKD_C_CREG}	C input to C register CLK	0.17/ 0.17	0.20/ 0.19	0.24/ 0.21	0.34/ 0.29	ns
T _{DSPDCK_D_DREG} /T _{DSPCKD_D_DREG}	D input to D register CLK	0.25/ 0.25	0.32/ 0.27	0.42/ 0.27	0.54/ 0.23	ns
T _{DSPDCK_ACIN_AREG} /T _{DSPCKD_ACIN_AREG}	ACIN input to A register CLK	0.23/ 0.12	0.27/ 0.13	0.32/ 0.14	0.36/ 0.14	ns
T _{DSPDCK_BCIN_BREG} /T _{DSPCKD_BCIN_BREG}	BCIN input to B register CLK	0.25/ 0.15	0.29/ 0.16	0.36/ 0.18	0.41/ 0.19	ns
Setup and Hold Times of Data Pins to the Pipe	eline Register Clock					
T _{DSPDCK_{A, B}_MREG_MULT} / T _{DSPCKD_B_MREG_MULT}	{A, B} input to M register CLK using multiplier	2.40/ -0.01	2.76/ -0.01	3.29/ -0.01	4.31/ -0.07	ns
T _{DSPDCK_{A, B}_ADREG} / T _{DSPCKD_D_ADREG}	{A, D} input to AD register CLK	1.29/ -0.02	1.48/ -0.02	1.76/ -0.02	2.29/ -0.27	ns
Setup and Hold Times of Data/Control Pins to	the Output Register Clock		•		•	
T _{DSPDCK_{A, B}_PREG_MULT} / T _{DSPCKD_{A, B}_PREG_MULT}	{A, B} input to P register CLK using multiplier	4.02/ -0.28	4.60/ -0.28	5.48/ -0.28	6.95/ -0.48	ns
T _{DSPDCK_D_PREG_MULT} / T _{DSPCKD_D_PREG_MULT}	D input to P register CLK using multiplier	3.93/ -0.73	4.50/ -0.73	5.35/ -0.73	6.73/ -1.68	ns
T _{DSPDCK_{A, B}} _PREG/ T _{DSPCKD_{A, B}} _PREG	A or B input to P register CLK not using multiplier	1.73/ -0.28	1.98/ -0.28	2.35/ -0.28	2.80/ -0.48	ns
TDSPDCK_C_PREG/ TDSPCKD_C_PREG	C input to P register CLK not using multiplier	1.54/ -0.26	1.76/ -0.26	2.10/ -0.26	2.54/ -0.45	ns
TDSPDCK_PCIN_PREG/ TDSPCKD_PCIN_PREG	PCIN input to P register CLK	1.32/ -0.15	1.51/ -0.15	1.80/ -0.15	2.13/ -0.25	ns
Setup and Hold Times of the CE Pins			"			
TDSPDCK_{CEA;CEB}_{AREG;BREG}/ TDSPCKD_{CEA;CEB}_{AREG;BREG}	{CEA; CEB} input to {A; B} register CLK	0.35/ 0.06	0.42/ 0.08	0.52/ 0.11	0.64/ 0.11	ns
TDSPDCK_CEC_CREG/ TDSPCKD_CEC_CREG	CEC input to C register CLK	0.28/ 0.10	0.34/ 0.11	0.42/ 0.13	0.49/ 0.16	ns
T _{DSPDCK_CED_DREG} / T _{DSPCKD_CED_DREG}	CED input to D register CLK	0.36/ -0.03	0.43/ -0.03	0.52/ -0.03	0.68/ 0.14	ns
T _{DSPDCK_CEM_MREG} / T _{DSPCKD_CEM_MREG}	CEM input to M register CLK	0.17/ 0.18	0.21/ 0.20	0.27/ 0.23	0.45/ 0.29	ns
TDSPDCK_CEP_PREG/ TDSPCKD_CEP_PREG	CEP input to P register CLK	0.36/ 0.01	0.43/ 0.01	0.53/ 0.01	0.63/ 0.00	ns



Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

		Speed Grade							
Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L				
T _{BHCKO_O}	BUFH delay from I to O	0.10	0.11	0.13	0.16	ns			
T _{BHCCK_CE} /T _{BHCKC_CE}	CE pin setup and hold	0.19/0.13	0.22/0.15	0.28/0.21	0.35/0.08	ns			
Maximum Frequency	Maximum Frequency								
F _{MAX_BUFH}	Horizontal clock buffer (BUFH)	628.00	628.00	464.00	394.00	MHz			

Table 33: Duty Cycle Distortion and Clock-Tree Skew

	Description	Device					
Symbol				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
T _{DCD_CLK}	Global clock tree duty-cycle distortion ⁽¹⁾	All	0.20	0.20	0.20	0.25	ns
T _{CKSKEW}	Global clock tree skew ⁽²⁾	XC7A100T	0.27	0.33	0.36	0.48	ns
		XC7A200T	0.40	0.48	0.54	0.69	ns
T _{DCD_BUFIO}	I/O clock tree duty cycle distortion	All	0.14	0.14	0.14	0.14	ns
T _{BUFIOSKEW}	I/O clock tree skew across one clock region	All	0.03	0.03	0.03	0.03	ns
T _{DCD_BUFR}	Regional clock tree duty cycle distortion	All	0.18	0.18	0.18	0.18	ns

- 1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- 2. The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

MMCM Switching Characteristics

Table 34: MMCM Specification

			Speed	Grade			
Symbol	Description		1.0V		0.9V	Units	
		-3	-2/-2L	-1	-2L		
MMCM_F _{INMAX}	Maximum input clock frequency	800.00	800.00	800.00	800.00	MHz	
MMCM_F _{INMIN}	Minimum input clock frequency	10.00	10.00	10.00	10.00	MHz	
MMCM_F _{INJITTER}	Maximum input clock period jitter	< 2	< 20% of clock input period or 1 ns N				
MMCM_F _{INDUTY} Allowable input duty cycle: 10—49 MHz		25	25	25	25	%	
	Allowable input duty cycle: 50—199 MHz	30	30	30	30	%	
	Allowable input duty cycle: 200—399 MHz	35	35	35	35	%	
	Allowable input duty cycle: 400—499 MHz	40	40	40	40	%	
	Allowable input duty cycle: >500 MHz	45	45	45	45	%	
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase-shift clock frequency	0.01	0.01	0.01	0.01	MHz	
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase-shift clock frequency	550.00	500.00	450.00	450.00	MHz	
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency	600.00	600.00	600.00	600.00	MHz	
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	1200.00	MHz	



Table 34: MMCM Specification (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical ⁽¹⁾	1.00	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical ⁽¹⁾	4.00	4.00	4.00	4.00	MHz
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs ⁽²⁾	0.12	0.12	0.12	0.12	ns
MMCM_T _{OUTJITTER}	MMCM output jitter		1	Note 3	11	1
MMCM_T _{OUTDUTY}	MMCM output clock duty-cycle precision ⁽⁴⁾	0.20	0.20	0.20	0.25	ns
MMCM_T _{LOCKMAX}	MMCM maximum lock time	100.00	100.00	100.00	100.00	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency	800.00	800.00	800.00	800.00	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency ⁽⁵⁾⁽⁶⁾	4.69	4.69	4.69	4.69	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation	< 20% of clock input period or 1 ns Max			lax	
MMCM_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	450.00	MHz
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	10.00	MHz
MMCM_T _{FBDELAY}	Maximum delay in the feedback path		3 ns Max	or one CLI	KIN cycle	I
MMCM Switching Chara	acteristics Setup and Hold					
T _{MMCMDCK_PSEN} / T _{MMCMCKD_PSEN}	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMDCK_PSINCDEC} / T _{MMCMCKD_PSINCDEC}	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMCKO_PSDONE}	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	0.78	ns
Dynamic Reconfigurati	on Port (DRP) for MMCM Before and After DCLK	1	l .	1	II.	·
T _{MMCMDCK_DADDR} / T _{MMCMCKD_DADDR}	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMDCK_DI} / T _{MMCMCKD_DI}	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMDCK_DEN} / T _{MMCMCKD_DEN}	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T _{MMCMDCK_DWE} / T _{MMCMCKD_DWE}	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMCKO_DRDY}	CLK to out of DRDY	0.65	0.72	0.99	0.70	ns, Max
F _{DCK}	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Ma

- 1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
 See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
- 4. Includes global clock buffer.
- 5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
- 6. When CLKOUT4_CASCADE = TRUE, MMCM_F_{OUTMIN} is 0.036 MHz.



Table 39: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	Speed Grade				
				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capa	able Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate, ı	with PLL.			
IONOI I LLOO	Clock-capable clock input and OUTFF with PLL	XC7A100T	0.70	0.70	0.70	1.41	ns
		XC7A200T	0.69	0.69	0.69	1.47	ns

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. PLL output jitter is already included in the timing calculation.

Table 40: Pin-to-Pin, Clock-to-Out using BUFIO

	Description							
Symbol			1.0V	0.9V	Units			
		-3	-2/-2L	-1	-2L	l		
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFIO.								
T _{ICKOFCS}	Clock to out of I/O clock	5.01	5.61	6.64	7.34	ns		



Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 41: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD DELAY on HR I/O Banks

	Description		Speed Grade				
Symbol		Device	1.0V			0.9V	Units
			-3	-2/-2L	-1	-2L	
Input Setup and Hold	d Time Relative to Global Clock Input Sigr	nal for SSTL15	Standard.(1))			
T _{PSFD} / T _{PHFD}	global clock input and IFF(2) without	XC7A100T	2.69/-0.46	2.89/-0.46	3.34/-0.46	5.66/-0.52	ns
		XC7A200T	3.03/-0.50	3.27/-0.50	3.79/–0.50	6.66/-0.53	ns

Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. A zero "0" hold time listing indicates no hold time or a negative hold time.

Table 42: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Description						
		Device	1.0V			0.9V	Units
			-3	-2/-2L	-1	-2L	İ
Input Setup and Hol	d Time Relative to Global Clock Input Sigr	nal for SSTL15	Standard.(1))			
TPSMMCMCC/ TPHMMCMCC No delay clock-cap IFF ⁽²⁾ with MMCM	No delay clock-capable clock input and		2.44/-0.62	2.80/-0.62	3.36/-0.62	2.15/-0.49	ns
	IFF(2) with MMCM	XC7A200T	2.57/-0.63	2.94/-0.63	3.52/-0.63	2.32/-0.53	ns

Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 43: Clock-Capable Clock Input Setup and Hold With PLL

	Description	Device					
Symbol			1.0V			0.9V	Units
			-3	-2/-2L	-1	-2L	
Input Setup and Hole	d Time Relative to Clock-Capable Clock Ir	put Signal for	SSTL15 Sta	ndard. ⁽¹⁾			
T _{PSPLLCC} / No delay clock-capable clock input and IFF ⁽²⁾ with PLL	XC7A100T	2.78/-0.32	3.15/-0.32	3.78/-0.32	2.47/-0.60	ns	
	IFF ⁽²⁾ with PLL	XC7A200T	2.91/-0.33	3.29/-0.33	3.94/-0.33	2.64/-0.63	ns

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.



Table 44: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

Symbol	Description	1.0V			0.9V	Units		
		-3	-2/-2L	-1	-2L			
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard.								
T _{PSCS} /T _{PHCS}	Setup and hold of I/O clock	-0.38/1.31	-0.38/1.46	-0.38/1.76	-0.16/1.89	ns		

Table 45: Sample Window

	Description					
Symbol		1.0V			0.9V	Units
		-3	-2/-2L	-1	-2L	
T _{SAMP}	Sampling error at receiver pins ⁽¹⁾	0.59	0.64	0.70	0.70	ns
T _{SAMP_BUFIO}	Sampling error at receiver pins using BUFIO(2)	0.35	0.40	0.46	0.46	ns

- 1. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution

These measurements do not include package or clock tree skew.

This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and
process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of
operation. These measurements do not include package or clock tree skew.

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Artix-7 FPGA clock transmitter and receiver data-valid windows.

Table 46: Package Skew

Symbol	Description	Device	Package	Value	Units
T _{PKGSKEW}	Package skew ⁽¹⁾	XC7A100T	CSG324	113	ps
			FTG256	120	ps
			FGG484	144	ps
			FGG676	153	ps
		XC7A200T	SBG484	111	ps
			FBG484	109	ps
			FBG676	121	ps
			FFG1156	151	ps

- 1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- 2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.



Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Тур	Max	Units
V_{IDIFF}	Differential peak-to-peak input voltage	350	_	2000	mV
R _{IN}	Differential input resistance	_	100	_	Ω
C _{EXT}	Required external AC coupling capacitor	_	100	_	nF

GTP Transceiver Switching Characteristics

Consult UG482: 7 Series FPGAs GTP Transceiver User Guide for further information.

Table 49: GTP Transceiver Performance

			Speed Grade								
			1.0V						0.9V		
	5	Output	-	3	-2/	-2L	-1		-2L		
Symbol	Description	Divider				Packag	је Туре				Units
			FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	-
F _{GTPMAX}	Maximum GTP transceiver data rate		6.6	5.4	6.6	5.4	3.75	3.75	3.75	3.75	Gb/s
F _{GTPMIN}	Minimum GTP transceiver data rate		0.500	0.500	0.500	0.500	0.500	0.500	0.500	0.500	Gb/s
		1	3.2-6.6		3.2-6.6		3.2-	3.75	3.2–3.75		Gb/s
_	DI I line vete vene	2	1.6–3.3		1.6–3.3		1.6–3.2		1.6–3.2		Gb/s
F _{GTPRANGE}	PLL line rate range	4	0.8-	1.65	0.8–1.65		0.8–1.6		0.8–1.6		Gb/s
		8	0.5-0.825 0.5-0.825		0.5-0.825		0.825	0.5–0.8		0.5-	-0.8
F _{GTPPLLRANGE}	GTP transceiver PLL frequer range	1.6-	-3.3	1.6-	-3.3	1.6-	-3.3	1.6-	-3.3	GHz	

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

		Speed Grade					
Symbol	Description		1.0V	0.9V	Units		
		-3	-2/-2L	-1	-2L		
F _{GTPDRPCLK}	GTPDRPCLK maximum frequency	175	175	156	125	MHz	

Table 51: GTP Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	Al	Units		
	Description	Conditions	Min	Тур	Max	Uiills
F _{GCLK}	Reference clock frequency range			-	660	MHz
T _{RCLK}	Reference clock rise time	20% – 80%		200	_	ps
T _{FCLK}	Reference clock fall time	20% – 80%	_	200	_	ps
T _{DCREF}	Reference clock duty cycle	Transceiver PLL only	40	_	60	%



Table 54: GTP Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Тур	Max	Units
F _{GTPTX}	Serial data rate range		0.500	_	F _{GTPMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	_	50	_	ps
T _{FTX}	TX fall time	20%–80%	_	50	_	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		_	-	500	ps
V _{TXOOBVDPP}	Electrical idle amplitude		_	-	20	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		_	-	140	ns
TJ _{6.6}	Total Jitter ⁽²⁾⁽³⁾	6.6 Gb/s	_	-	0.30	UI
DJ _{6.6}	Deterministic Jitter ⁽²⁾⁽³⁾	6.6 Gb/S	-	-	0.15	UI
TJ _{5.0}	Total Jitter ⁽²⁾⁽³⁾	5.0 Gb/s	_	-	0.30	UI
DJ _{5.0}	Deterministic Jitter ⁽²⁾⁽³⁾	5.0 Gb/S	-	-	0.15	UI
TJ _{4.25}	Total Jitter ⁽²⁾⁽³⁾	4.25 Gb/s	_	-	0.30	UI
DJ _{4.25}	Deterministic Jitter ⁽²⁾⁽³⁾	4.25 Gb/S	-	-	0.15	UI
TJ _{3.75}	Total Jitter ⁽²⁾⁽³⁾	2.75 Ch/o	_	-	0.30	UI
DJ _{3.75}	Deterministic Jitter ⁽²⁾⁽³⁾	3.75 Gb/s	_	-	0.15	UI
TJ _{3.2}	Total Jitter ⁽²⁾⁽³⁾	3.20 Gb/s ⁽⁴⁾	_	-	0.2	UI
DJ _{3.2}	Deterministic Jitter ⁽²⁾⁽³⁾	3.20 Gb/S(1)	-	-	0.1	UI
TJ _{3.2L}	Total Jitter ⁽²⁾⁽³⁾	3.20 Gb/s ⁽⁵⁾	_	-	0.32	UI
DJ _{3.2L}	Deterministic Jitter ⁽²⁾⁽³⁾	3.20 Gb/S(e/	-	-	0.16	UI
TJ _{2.5}	Total Jitter ⁽²⁾⁽³⁾	2.5 Gb/s ⁽⁶⁾	_	-	0.20	UI
DJ _{2.5}	Deterministic Jitter ⁽²⁾⁽³⁾	2.5 GD/S(°)	-	-	0.08	UI
TJ _{1.25}	Total Jitter ⁽²⁾⁽³⁾	1.25 Gb/s ⁽⁷⁾	-	-	0.15	UI
DJ _{1.25}	Deterministic Jitter ⁽²⁾⁽³⁾	1.25 GD/S(*)	_	-	0.06	UI
TJ ₅₀₀	Total Jitter ⁽²⁾⁽³⁾	500 Mb/s	_	-	0.1	UI
DJ ₅₀₀	Deterministic Jitter ⁽²⁾⁽³⁾	SOU IVID/S	-	-	0.03	UI

- 1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
- 2. Using PLL[0/1]_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- 3. All jitter values are based on a bit-error ratio of 1e⁻¹².
- 4. PLL frequency at 3.2 GHz and TXOUT_DIV = 2.
- 5. PLL frequency at 1.6 GHz and TXOUT_DIV = 1.
- 6. PLL frequency at 2.5 GHz and TXOUT_DIV = 2.
- 7. PLL frequency at 2.5 GHz and TXOUT_DIV = 4.



Table 55: GTP Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Тур	Max	Units			
F _{GTPRX}	Serial data rate	RX oversampler not enabled	0.500	_	F _{GTPMAX}	Gb/s			
T _{RXELECIDLE}	Time for RXELECIDLE to respor	nd to loss or restoration of data	_	10	_	ns			
RX _{OOBVDPP}	OOB detect threshold peak-to-pe	eak	60	_	150	mV			
RX _{SST}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated @ 33 KHz	-5000	-	5000	ppm			
RX _{RL}	Run length (CID)		_	_	512	UI			
RX _{PPMTOL}	Data/REFCLK PPM offset tolera	nce	-1250	_	1250	ppm			
SJ Jitter Tolerance ⁽²⁾									
JT_SJ _{6.6}	Sinusoidal Jitter(3)	6.6 Gb/s	0.44	_	_	UI			
JT_SJ _{5.0}	Sinusoidal Jitter ⁽³⁾	5.0 Gb/s	0.44	_	_	UI			
JT_SJ _{4.25}	Sinusoidal Jitter ⁽³⁾	4.25 Gb/s	0.44	_	_	UI			
JT_SJ _{3.75}	Sinusoidal Jitter(3)	3.75 Gb/s	0.44	_	_	UI			
JT_SJ _{3.2}	Sinusoidal Jitter(3)	3.2 Gb/s ⁽⁴⁾	0.45	_	_	UI			
JT_SJ _{3.2L}	Sinusoidal Jitter ⁽³⁾	3.2 Gb/s ⁽⁵⁾	0.45	_	_	UI			
JT_SJ _{2.5}	Sinusoidal Jitter ⁽³⁾	2.5 Gb/s ⁽⁶⁾	0.5	_	_	UI			
JT_SJ _{1.25}	Sinusoidal Jitter(3)	1.25 Gb/s ⁽⁷⁾	0.5	_	_	UI			
JT_SJ ₅₀₀	Sinusoidal Jitter ⁽³⁾	500 Mb/s	0.4	_	_	UI			
SJ Jitter Tolerance w	SJ Jitter Tolerance with Stressed Eye ⁽²⁾								
JT_TJSE _{3.2}	Total litter with Ctropped Fig.(8)	3.2 Gb/s	0.70	-	_	UI			
JT_TJSE _{6.6}	Total Jitter with Stressed Eye ⁽⁸⁾	6.6 Gb/s	0.70	-	_	UI			
JT_SJSE _{3.2}	Sinusoidal Jitter with Stressed	3.2 Gb/s	0.1	-	_	UI			
JT_SJSE _{6.6}	Eye ⁽⁸⁾	6.6 Gb/s	0.1	-	_	UI			

- 1. Using RXOUT_DIV = 1, 2, and 4.
- 2. All jitter values are based on a bit error ratio of $1e^{-12}$.
- 3. The frequency of the injected sinusoidal jitter is 10 MHz.
- 4. PLL frequency at 3.2 GHz and RXOUT_DIV = 2.
- 5. PLL frequency at 1.6 GHz and RXOUT_DIV = 1.
- 6. PLL frequency at 2.5 GHz and RXOUT_DIV = 2.
- 7. PLL frequency at 2.5 GHz and RXOUT_DIV = 4.
- 8. Composite jitter.



Table 62: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
DCLK Duty Cycle			40	_	60	%
XADC Reference ⁽⁵⁾						
External Reference	V _{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	V
On-Chip Reference		Ground V_{REFP} pin to AGND, $T_j = -40^{\circ}\text{C}$ to 100°C	1.2375	1.25	1.2625	V

Notes:

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- 2. Only specified for BitGen option XADCEnhancedLinearity = ON.
- 3. See the ADC chapter in UG480: 7 Series FPGAs XADC User Guide for a detailed description.
- 4. See the Timing chapter in UG480: 7 Series FPGAs XADC User Guide for a detailed description.
- 5. Any variation in the reference voltage from the nominal V_{REFP} = 1.25V and V_{REFN} = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

Configuration Switching Characteristics

Table 63: Configuration Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Power-up Timing Cha	aracteristics					
T _{PL} ⁽¹⁾	Program latency	5.00	5.00	5.00	5.00	ms, Max
T _{POR} ⁽¹⁾	Power-on reset (50 ms ramp rate time)	10/50	10/50	10/50	10/50	ms, Min/Max
	Power-on reset (1 ms ramp rate time)	10/35	10/35	10/35	10/35	ms, Min/Max
T _{PROGRAM}	Program pulse width	250.00	250.00	250.00	250.00	ns, Min
CCLK Output (Master	r Mode)	11	11			1
T _{ICCK}	Master CCLK output delay	150.00	150.00	150.00	150.00	ns, Min
T _{MCCKL}	Master CCLK clock Low time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
T _{MCCKH}	Master CCLK clock High time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
F _{MCCK}	Master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
	Master CCLK frequency for AES encrypted x16	50.00	50.00	50.00	35.00	MHz, Max
F _{MCCK_START}	Master CCLK frequency at start of configuration	3.00	3.00	3.00	3.00	MHz, Typ
F _{MCCKTOL}	Frequency tolerance, master mode with respect to nominal CCLK	±50	±50	±50	±50	%, Max
CCLK Input (Slave M	odes)	11	11	1		
T _{SCCKL}	Slave CCLK clock minimum Low time	2.50	2.50	2.50	2.50	ns, Min
T _{SCCKH}	Slave CCLK clock minimum High time	2.50	2.50	2.50	2.50	ns, Min
F _{SCCK}	Slave CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
EMCCLK Input (Mast	er Mode)					•
T _{EMCCKL}	External master CCLK Low time	2.50	2.50	2.50	2.50	ns, Min
T _{EMCCKH}	External master CCLK High time	2.50	2.50	2.50	2.50	ns, Min
F _{EMCCK}	External master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max



Revision History

The following table shows the revision history for this document:

Date	Version	Description
09/26/11	1.0	Initial Xilinx release.
11/07/11	1.1	Revised the V _{OCM} specification in Table 11. Updated the AC Switching Characteristics based upon the ISE 13.3 software v1.02 speed specification throughout document including Table 12 and Table 13. Added MMCM_T _{FBDELAY} while adding MMCM_ to the symbol names of a few specifications in Table 34 and PLL to the symbol names in Table 35. In Table 36 through Table 43, updated the pin-to-pin description with the SSTL15 standard. Updated units in Table 46.
02/13/12	1.2	Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the AC Switching Characteristics based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade. Updated symmary description on page 1. In Table 2, revised V _{CCO} for the 3.3V HR I/O banks and updated T _j . Updated the notes in Table 5. Added MGTAVCC and MGTAVTT power supply ramp times to Table 7. Rearranged Table 8, added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added Table 9 and Table 10. Revised the specifications in Table 11. Revised V _{IN} in Table 47. Updated the eFUSE Programming Conditions section and removed the endurance table. Added the table. Revised F _{TXIN} and F _{RXIN} in Table 53. Revised I _{CCADC} and updated Note 1 in Table 62. Revised DDR LVDS transmitter data width in Table 63. Updated Note 1 in Table 33.
06/01/12	1.3	Reorganized entire data sheet including adding Table 40 and Table 44. Updated T_{SOL} in Table 1. Updated I_{BATT} and added R_{IN_TERM} to Table 3. Updated Power-On/Off Power Supply Sequencing section with regards to GTP transceivers. In Table 8, updated many parameters including SSTL135 and SSTL135_R. Removed V_{OX} column and added DIFF_HSUL_12 to Table 10. Updated V_{OL} in Table 11. Updated Table 14 and removed notes 2 and 3. Updated Table 15. Updated the AC Switching Characteristics based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document. In Table 27, updated Reset Delays section including Note 10 and Note 11. In Table 53, replaced F_{TXOUT} with F_{GLK} . Updated many of the XADC specifications in Table 62 and added Note 2. Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from Table 63 to Table 34 and Table 35.



Date	Version	Description
09/20/12	1.4	In Table 1, updated the descriptions, changed V _{IN} and Note 2, and added Note 4. In Table 2, changed descriptions and notes. Updated parameters in Table 3. Added Table 4. Revised the Power-On/Off Power Supply Sequencing section. Updated standards and specifications in Table 8, Table 9, and Table 10. Removed the XC7A350T device from data sheet.
		Updated the AC Switching Characteristics section to the ISE 14.2 speed specifications throughout the document. Updated the IOB Pad Input/Output/3-State discussion and changed Table 17 by adding T _{IOIBUFDISABLE} . Removed many of the combinatorial delay specifications and T _{CINCK} /T _{CKCIN} from Table 24.Changed F _{PFDMAX} conditions in Table 34 and Table 35. Updated the GTP Transceiver Specifications section, moved the GTP Transceiver DC characteristics section to the overall DC Characteristics section, and added the GTP Transceiver Protocol Jitter Characteristics section. In Table 62, updated Note 1. In Table 63, updated T _{POR} .
02/01/13	1.5	Updated the AC Switching Characteristics based upon the 14.4/2012.4 device pack for ISE 14.4 and Vivado 2012.4, both at v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and v1.05 for the -2L (0.9V) speed specifications throughout the document. Production changes to Table 12 and Table 13 for -3, -2, -2L (1.0V), -1 speed specifications.
		Revised I _{DCIN} and I _{DCOUT} and added Note 5 in Table 1. Added Note 2 to Table 2. Updated Table 5. Added minimum current specifications to Table 6. Removed SSTL12 and HSTL_I_12 from Table 8. Removed DIFF_SSTL12 from Table 10. Updated Table 12. Added a 2:1 memory controller section to Table 15. Updated Note 1 in Table 31. Revised Table 33. Updated Note 1 and Note 2 in Table 46.
		Updated D _{VPPIN} in Table 47. Updated V _{IDIFF} in Table 48. Removed T _{LOCK} and T _{PHASE} and revised F _{GCLK} in Table 51. Updated T _{DLOCK} in Table 52. Updated Table 53. In Table 54, updated T _{RTX} , T _{FTX} , V _{TXOOBVDPP} , and revised Note 1 through Note 7. In Table 55, updated RX _{SST} and RX _{PPMTOL} and revised Note 4 through Note 7. In Table 60, revised and added Note 1.
		Revised the maximum external channel input ranges in Table 62. In Table 63, revised F_{MCCK} and added the Internal Configuration Access Port section.



Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.