




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                           |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                    |
| Number of LABs/CLBs            | 1000                                                                                                                                      |
| Number of Logic Elements/Cells | 12800                                                                                                                                     |
| Total RAM Bits                 | 737280                                                                                                                                    |
| Number of I/O                  | 106                                                                                                                                       |
| Number of Gates                | -                                                                                                                                         |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                             |
| Mounting Type                  | Surface Mount                                                                                                                             |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                        |
| Package / Case                 | 238-LFBGA, CSPBGA                                                                                                                         |
| Supplier Device Package        | 238-CSBGA (10x10)                                                                                                                         |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7a12t-l1cpg238i">https://www.e-xfl.com/product-detail/xilinx/xc7a12t-l1cpg238i</a> |

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

| Symbol | Description                         | Min | Typ <sup>(1)</sup> | Max | Units    |
|--------|-------------------------------------|-----|--------------------|-----|----------|
| n      | Temperature diode ideality factor   | —   | 1.010              | —   | —        |
| r      | Temperature diode series resistance | —   | 2                  | —   | $\Omega$ |

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a  $V_{CCO}/2$  level.

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

| AC Voltage Overshoot | % of UI @ -40°C to 100°C | AC Voltage Undershoot | % of UI @ -40°C to 100°C |
|----------------------|--------------------------|-----------------------|--------------------------|
| $V_{CCO} + 0.40$     | 100                      | -0.40                 | 100                      |
| $V_{CCO} + 0.45$     | 100                      | -0.45                 | 61.7                     |
| $V_{CCO} + 0.50$     | 100                      | -0.50                 | 25.8                     |
| $V_{CCO} + 0.55$     | 100                      | -0.55                 | 11.0                     |
| $V_{CCO} + 0.60$     | 46.6                     | -0.60                 | 4.77                     |
| $V_{CCO} + 0.65$     | 21.2                     | -0.65                 | 2.10                     |
| $V_{CCO} + 0.70$     | 9.75                     | -0.70                 | 0.94                     |
| $V_{CCO} + 0.75$     | 4.55                     | -0.75                 | 0.43                     |
| $V_{CCO} + 0.80$     | 2.15                     | -0.80                 | 0.20                     |
| $V_{CCO} + 0.85$     | 1.02                     | -0.85                 | 0.09                     |
| $V_{CCO} + 0.90$     | 0.49                     | -0.90                 | 0.04                     |
| $V_{CCO} + 0.95$     | 0.24                     | -0.95                 | 0.02                     |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 5: Typical Quiescent Supply Current

| Symbol        | Description                           | Device   | Speed Grade |        |     |      | Units |
|---------------|---------------------------------------|----------|-------------|--------|-----|------|-------|
|               |                                       |          | 1.0V        |        |     | 0.9V |       |
|               |                                       |          | -3          | -2/-2L | -1  | -2L  |       |
| $I_{CCINTQ}$  | Quiescent $V_{CCINT}$ supply current  | XC7A100T | 155         | 155    | 155 | 108  | mA    |
|               |                                       | XC7A200T | 328         | 328    | 328 | 232  | mA    |
| $I_{CCOQ}$    | Quiescent $V_{CCO}$ supply current    | XC7A100T | 4           | 4      | 4   | 4    | mA    |
|               |                                       | XC7A200T | 5           | 5      | 5   | 5    | mA    |
| $I_{CCAUXQ}$  | Quiescent $V_{CCAUX}$ supply current  | XC7A100T | 36          | 36     | 36  | 36   | mA    |
|               |                                       | XC7A200T | 73          | 73     | 73  | 73   | mA    |
| $I_{CCBRAMQ}$ | Quiescent $V_{CCBRAM}$ supply current | XC7A100T | 4           | 4      | 4   | 4    | mA    |
|               |                                       | XC7A200T | 11          | 11     | 11  | 11   | mA    |

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperature ( $T_j$ ) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 12 correlates the current status of each Artix-7 device on a per speed grade basis.

Table 12: Artix-7 Device Speed Grade Designations

| Device   | Speed Grade Designations |             |                        |
|----------|--------------------------|-------------|------------------------|
|          | Advance                  | Preliminary | Production             |
| XC7A100T | -2L (0.9V)               |             | -3, -2, -2L (1.0V), -1 |
| XC7A200T | -2L (0.9V)               |             | -3, -2, -2L (1.0V), -1 |

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 13 lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 13: Artix-7 Device Production Software and Speed Specification Release

| Device   | Speed Grade                                                       |        |      |
|----------|-------------------------------------------------------------------|--------|------|
|          | 1.0V                                                              |        | 0.9V |
|          | -3                                                                | -2/-2L | -1   |
| XC7A100T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 |        |      |
| XC7A200T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 |        |      |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

## IOB Pad Input/Output/3-State

Table 16 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics

| I/O Standard             | T <sub>IOPI</sub> |        |      |      | T <sub>IOOP</sub> |        |      |      | T <sub>IOTP</sub> |        |      |      | Units |
|--------------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|
|                          | Speed Grade       |        |      |      | Speed Grade       |        |      |      | Speed Grade       |        |      |      |       |
|                          | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V |       |
|                          | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  |       |
| LVTTL_S4                 | 1.26              | 1.34   | 1.41 | 1.58 | 3.80              | 3.93   | 4.18 | 4.41 | 4.37              | 4.59   | 5.01 | 5.06 | ns    |
| LVTTL_S8                 | 1.26              | 1.34   | 1.41 | 1.58 | 3.54              | 3.66   | 3.92 | 4.15 | 4.11              | 4.32   | 4.75 | 4.80 | ns    |
| LVTTL_S12                | 1.26              | 1.34   | 1.41 | 1.58 | 3.52              | 3.65   | 3.90 | 4.13 | 4.09              | 4.31   | 4.73 | 4.78 | ns    |
| LVTTL_S16                | 1.26              | 1.34   | 1.41 | 1.58 | 3.07              | 3.19   | 3.45 | 3.68 | 3.64              | 3.85   | 4.28 | 4.33 | ns    |
| LVTTL_S24                | 1.26              | 1.34   | 1.41 | 1.58 | 3.29              | 3.41   | 3.67 | 3.90 | 3.86              | 4.07   | 4.50 | 4.55 | ns    |
| LVTTL_F4                 | 1.26              | 1.34   | 1.41 | 1.58 | 3.26              | 3.38   | 3.64 | 3.86 | 3.83              | 4.04   | 4.46 | 4.51 | ns    |
| LVTTL_F8                 | 1.26              | 1.34   | 1.41 | 1.58 | 2.74              | 2.87   | 3.12 | 3.35 | 3.31              | 3.52   | 3.95 | 4.00 | ns    |
| LVTTL_F12                | 1.26              | 1.34   | 1.41 | 1.58 | 2.73              | 2.85   | 3.10 | 3.33 | 3.29              | 3.51   | 3.93 | 3.98 | ns    |
| LVTTL_F16                | 1.26              | 1.34   | 1.41 | 1.58 | 2.55              | 2.68   | 2.93 | 3.16 | 3.12              | 3.34   | 3.76 | 3.81 | ns    |
| LVTTL_F24                | 1.26              | 1.34   | 1.41 | 1.58 | 2.52              | 2.65   | 2.90 | 3.22 | 3.09              | 3.31   | 3.73 | 3.87 | ns    |
| LVDS_25                  | 0.73              | 0.81   | 0.88 | 0.90 | 1.29              | 1.41   | 1.67 | 1.86 | 1.86              | 2.07   | 2.49 | 2.51 | ns    |
| MINI_LVDS_25             | 0.73              | 0.81   | 0.88 | 0.90 | 1.27              | 1.40   | 1.65 | 1.88 | 1.84              | 2.06   | 2.48 | 2.53 | ns    |
| BLVDS_25                 | 0.73              | 0.81   | 0.88 | 0.90 | 1.84              | 1.96   | 2.21 | 2.44 | 2.40              | 2.62   | 3.04 | 3.09 | ns    |
| RSDS_25 (point to point) | 0.73              | 0.81   | 0.88 | 0.90 | 1.27              | 1.40   | 1.65 | 1.88 | 1.84              | 2.06   | 2.48 | 2.53 | ns    |
| PPDS_25                  | 0.73              | 0.81   | 0.88 | 0.90 | 1.29              | 1.41   | 1.67 | 1.88 | 1.86              | 2.07   | 2.49 | 2.53 | ns    |
| TMDS_33                  | 0.73              | 0.81   | 0.88 | 0.90 | 1.41              | 1.54   | 1.79 | 1.99 | 1.98              | 2.20   | 2.62 | 2.64 | ns    |
| PCI33_3                  | 1.24              | 1.32   | 1.39 | 1.57 | 3.10              | 3.22   | 3.48 | 3.71 | 3.67              | 3.88   | 4.31 | 4.36 | ns    |
| HSUL_12                  | 0.67              | 0.75   | 0.82 | 0.87 | 1.80              | 1.93   | 2.18 | 2.41 | 2.37              | 2.59   | 3.01 | 3.06 | ns    |
| DIFF_HSUL_12             | 0.68              | 0.76   | 0.83 | 0.88 | 1.80              | 1.93   | 2.18 | 2.21 | 2.37              | 2.59   | 3.01 | 2.86 | ns    |
| HSTL_I_S                 | 0.67              | 0.75   | 0.82 | 0.87 | 1.62              | 1.74   | 1.99 | 2.19 | 2.19              | 2.40   | 2.82 | 2.84 | ns    |
| HSTL_II_S                | 0.65              | 0.73   | 0.80 | 0.85 | 1.41              | 1.54   | 1.79 | 1.99 | 1.98              | 2.20   | 2.62 | 2.64 | ns    |
| HSTL_I_18_S              | 0.67              | 0.75   | 0.82 | 0.87 | 1.29              | 1.41   | 1.67 | 1.86 | 1.86              | 2.07   | 2.49 | 2.51 | ns    |
| HSTL_II_18_S             | 0.66              | 0.75   | 0.81 | 0.87 | 1.41              | 1.54   | 1.79 | 1.97 | 1.98              | 2.20   | 2.62 | 2.62 | ns    |
| DIFF_HSTL_I_S            | 0.68              | 0.76   | 0.83 | 0.85 | 1.59              | 1.71   | 1.96 | 2.13 | 2.15              | 2.37   | 2.79 | 2.78 | ns    |
| DIFF_HSTL_II_S           | 0.68              | 0.76   | 0.83 | 0.85 | 1.51              | 1.63   | 1.88 | 2.07 | 2.08              | 2.29   | 2.71 | 2.72 | ns    |
| DIFF_HSTL_I_18_S         | 0.71              | 0.79   | 0.86 | 0.87 | 1.38              | 1.51   | 1.76 | 1.96 | 1.95              | 2.17   | 2.59 | 2.61 | ns    |
| DIFF_HSTL_II_18_S        | 0.70              | 0.78   | 0.85 | 0.87 | 1.46              | 1.58   | 1.84 | 2.00 | 2.03              | 2.24   | 2.67 | 2.65 | ns    |
| HSTL_I_F                 | 0.67              | 0.75   | 0.82 | 0.87 | 1.10              | 1.22   | 1.48 | 1.69 | 1.67              | 1.88   | 2.31 | 2.34 | ns    |

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard      | T <sub>IOPI</sub> |        |      |      | T <sub>IOOP</sub> |        |      |      | T <sub>IOTP</sub> |        |      |      | Units |
|-------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|
|                   | Speed Grade       |        |      |      | Speed Grade       |        |      |      | Speed Grade       |        |      |      |       |
|                   | 1.0V              |        | 0.9V |      | 1.0V              |        | 0.9V |      | 1.0V              |        | 0.9V |      |       |
|                   | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  |       |
| HSTL_II_F         | 0.65              | 0.73   | 0.80 | 0.85 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| HSTL_I_18_F       | 0.67              | 0.75   | 0.82 | 0.87 | 1.13              | 1.26   | 1.51 | 1.72 | 1.70              | 1.92   | 2.34 | 2.37 | ns    |
| HSTL_II_18_F      | 0.66              | 0.75   | 0.81 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| DIFF_HSTL_I_F     | 0.68              | 0.76   | 0.83 | 0.85 | 1.18              | 1.30   | 1.56 | 1.77 | 1.75              | 1.96   | 2.39 | 2.42 | ns    |
| DIFF_HSTL_II_F    | 0.68              | 0.76   | 0.83 | 0.85 | 1.21              | 1.33   | 1.59 | 1.77 | 1.78              | 1.99   | 2.42 | 2.42 | ns    |
| DIFF_HSTL_I_18_F  | 0.71              | 0.79   | 0.86 | 0.87 | 1.21              | 1.33   | 1.59 | 1.77 | 1.78              | 1.99   | 2.42 | 2.42 | ns    |
| DIFF_HSTL_II_18_F | 0.70              | 0.78   | 0.85 | 0.87 | 1.21              | 1.33   | 1.59 | 1.77 | 1.78              | 1.99   | 2.42 | 2.42 | ns    |
| LVC MOS33_S4      | 1.26              | 1.34   | 1.41 | 1.62 | 3.80              | 3.93   | 4.18 | 4.41 | 4.37              | 4.59   | 5.01 | 5.06 | ns    |
| LVC MOS33_S8      | 1.26              | 1.34   | 1.41 | 1.62 | 3.52              | 3.65   | 3.90 | 4.13 | 4.09              | 4.31   | 4.73 | 4.78 | ns    |
| LVC MOS33_S12     | 1.26              | 1.34   | 1.41 | 1.62 | 3.09              | 3.21   | 3.46 | 3.69 | 3.65              | 3.87   | 4.29 | 4.34 | ns    |
| LVC MOS33_S16     | 1.26              | 1.34   | 1.41 | 1.62 | 3.40              | 3.52   | 3.77 | 4.00 | 3.97              | 4.18   | 4.60 | 4.65 | ns    |
| LVC MOS33_F4      | 1.26              | 1.34   | 1.41 | 1.62 | 3.26              | 3.38   | 3.64 | 3.86 | 3.83              | 4.04   | 4.46 | 4.51 | ns    |
| LVC MOS33_F8      | 1.26              | 1.34   | 1.41 | 1.62 | 2.74              | 2.87   | 3.12 | 3.35 | 3.31              | 3.52   | 3.95 | 4.00 | ns    |
| LVC MOS33_F12     | 1.26              | 1.34   | 1.41 | 1.62 | 2.55              | 2.68   | 2.93 | 3.16 | 3.12              | 3.34   | 3.76 | 3.81 | ns    |
| LVC MOS33_F16     | 1.26              | 1.34   | 1.41 | 1.62 | 2.55              | 2.68   | 2.93 | 3.16 | 3.12              | 3.34   | 3.76 | 3.81 | ns    |
| LVC MOS25_S4      | 1.12              | 1.20   | 1.27 | 1.43 | 3.13              | 3.26   | 3.51 | 3.72 | 3.70              | 3.91   | 4.34 | 4.37 | ns    |
| LVC MOS25_S8      | 1.12              | 1.20   | 1.27 | 1.43 | 2.88              | 3.01   | 3.26 | 3.49 | 3.45              | 3.67   | 4.09 | 4.14 | ns    |
| LVC MOS25_S12     | 1.12              | 1.20   | 1.27 | 1.43 | 2.48              | 2.60   | 2.85 | 3.08 | 3.05              | 3.26   | 3.68 | 3.73 | ns    |
| LVC MOS25_S16     | 1.12              | 1.20   | 1.27 | 1.43 | 2.82              | 2.94   | 3.20 | 3.43 | 3.39              | 3.60   | 4.03 | 4.08 | ns    |
| LVC MOS25_F4      | 1.12              | 1.20   | 1.27 | 1.43 | 2.74              | 2.87   | 3.12 | 3.35 | 3.31              | 3.52   | 3.95 | 4.00 | ns    |
| LVC MOS25_F8      | 1.12              | 1.20   | 1.27 | 1.43 | 2.18              | 2.30   | 2.56 | 2.79 | 2.75              | 2.96   | 3.39 | 3.44 | ns    |
| LVC MOS25_F12     | 1.12              | 1.20   | 1.27 | 1.43 | 2.16              | 2.29   | 2.54 | 2.77 | 2.73              | 2.95   | 3.37 | 3.42 | ns    |
| LVC MOS25_F16     | 1.12              | 1.20   | 1.27 | 1.43 | 2.01              | 2.13   | 2.39 | 2.61 | 2.58              | 2.79   | 3.21 | 3.26 | ns    |
| LVC MOS18_S4      | 0.74              | 0.83   | 0.89 | 0.94 | 1.62              | 1.74   | 1.99 | 2.19 | 2.19              | 2.40   | 2.82 | 2.84 | ns    |
| LVC MOS18_S8      | 0.74              | 0.83   | 0.89 | 0.94 | 2.18              | 2.30   | 2.56 | 2.79 | 2.75              | 2.96   | 3.39 | 3.44 | ns    |
| LVC MOS18_S12     | 0.74              | 0.83   | 0.89 | 0.94 | 2.18              | 2.30   | 2.56 | 2.79 | 2.75              | 2.96   | 3.39 | 3.44 | ns    |
| LVC MOS18_S16     | 0.74              | 0.83   | 0.89 | 0.94 | 1.52              | 1.65   | 1.90 | 2.13 | 2.09              | 2.31   | 2.73 | 2.78 | ns    |
| LVC MOS18_S24     | 0.74              | 0.83   | 0.89 | 0.94 | 1.60              | 1.72   | 1.98 | 2.21 | 2.17              | 2.38   | 2.81 | 2.86 | ns    |
| LVC MOS18_F4      | 0.74              | 0.83   | 0.89 | 0.94 | 1.45              | 1.57   | 1.82 | 2.05 | 2.01              | 2.23   | 2.65 | 2.70 | ns    |
| LVC MOS18_F8      | 0.74              | 0.83   | 0.89 | 0.94 | 1.68              | 1.80   | 2.06 | 2.29 | 2.25              | 2.46   | 2.89 | 2.94 | ns    |
| LVC MOS18_F12     | 0.74              | 0.83   | 0.89 | 0.94 | 1.68              | 1.80   | 2.06 | 2.29 | 2.25              | 2.46   | 2.89 | 2.94 | ns    |
| LVC MOS18_F16     | 0.74              | 0.83   | 0.89 | 0.94 | 1.40              | 1.52   | 1.77 | 2.00 | 1.97              | 2.18   | 2.60 | 2.65 | ns    |
| LVC MOS18_F24     | 0.74              | 0.83   | 0.89 | 0.94 | 1.34              | 1.46   | 1.71 | 1.94 | 1.90              | 2.12   | 2.54 | 2.59 | ns    |
| LVC MOS15_S4      | 0.77              | 0.86   | 0.93 | 0.98 | 2.05              | 2.18   | 2.43 | 2.50 | 2.62              | 2.84   | 3.26 | 3.15 | ns    |
| LVC MOS15_S8      | 0.77              | 0.86   | 0.93 | 0.98 | 2.09              | 2.21   | 2.46 | 2.69 | 2.65              | 2.87   | 3.29 | 3.34 | ns    |
| LVC MOS15_S12     | 0.77              | 0.86   | 0.93 | 0.98 | 1.59              | 1.71   | 1.96 | 2.19 | 2.15              | 2.37   | 2.79 | 2.84 | ns    |
| LVC MOS15_S16     | 0.77              | 0.86   | 0.93 | 0.98 | 1.59              | 1.71   | 1.96 | 2.19 | 2.15              | 2.37   | 2.79 | 2.84 | ns    |

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard     | T <sub>IOPI</sub> |        |      |      | T <sub>IOOP</sub> |        |      |      | T <sub>IOTP</sub> |        |      |      | Units |
|------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|
|                  | Speed Grade       |        |      |      | Speed Grade       |        |      |      | Speed Grade       |        |      |      |       |
|                  | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V |       |
|                  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  |       |
| LVC MOS15_F4     | 0.77              | 0.86   | 0.93 | 0.98 | 1.85              | 1.97   | 2.23 | 2.27 | 2.42              | 2.63   | 3.06 | 2.92 | ns    |
| LVC MOS15_F8     | 0.77              | 0.86   | 0.93 | 0.98 | 1.60              | 1.72   | 1.98 | 2.21 | 2.17              | 2.38   | 2.81 | 2.86 | ns    |
| LVC MOS15_F12    | 0.77              | 0.86   | 0.93 | 0.98 | 1.35              | 1.47   | 1.73 | 1.96 | 1.92              | 2.13   | 2.56 | 2.61 | ns    |
| LVC MOS15_F16    | 0.77              | 0.86   | 0.93 | 0.98 | 1.34              | 1.46   | 1.71 | 1.94 | 1.90              | 2.12   | 2.54 | 2.59 | ns    |
| LVC MOS12_S4     | 0.87              | 0.95   | 1.02 | 1.08 | 2.57              | 2.69   | 2.95 | 3.18 | 3.14              | 3.35   | 3.78 | 3.83 | ns    |
| LVC MOS12_S8     | 0.87              | 0.95   | 1.02 | 1.08 | 2.09              | 2.21   | 2.46 | 2.69 | 2.65              | 2.87   | 3.29 | 3.34 | ns    |
| LVC MOS12_S12    | 0.87              | 0.95   | 1.02 | 1.08 | 1.79              | 1.91   | 2.17 | 2.40 | 2.36              | 2.57   | 2.99 | 3.05 | ns    |
| LVC MOS12_F4     | 0.87              | 0.95   | 1.02 | 1.08 | 1.98              | 2.10   | 2.35 | 2.58 | 2.54              | 2.76   | 3.18 | 3.23 | ns    |
| LVC MOS12_F8     | 0.87              | 0.95   | 1.02 | 1.08 | 1.54              | 1.66   | 1.92 | 2.15 | 2.11              | 2.32   | 2.75 | 2.80 | ns    |
| LVC MOS12_F12    | 0.87              | 0.95   | 1.02 | 1.08 | 1.38              | 1.51   | 1.76 | 1.97 | 1.95              | 2.16   | 2.59 | 2.62 | ns    |
| SSTL135_S        | 0.67              | 0.75   | 0.82 | 0.87 | 1.35              | 1.47   | 1.73 | 1.93 | 1.92              | 2.13   | 2.56 | 2.58 | ns    |
| SSTL15_S         | 0.60              | 0.68   | 0.75 | 0.80 | 1.30              | 1.43   | 1.68 | 1.88 | 1.87              | 2.09   | 2.51 | 2.53 | ns    |
| SSTL18_I_S       | 0.67              | 0.75   | 0.82 | 0.87 | 1.67              | 1.79   | 2.04 | 2.24 | 2.23              | 2.45   | 2.87 | 2.89 | ns    |
| SSTL18_II_S      | 0.67              | 0.75   | 0.82 | 0.87 | 1.31              | 1.43   | 1.68 | 1.91 | 1.87              | 2.09   | 2.51 | 2.56 | ns    |
| DIFF_SSTL135_S   | 0.68              | 0.76   | 0.83 | 0.87 | 1.35              | 1.47   | 1.73 | 1.93 | 1.92              | 2.13   | 2.56 | 2.58 | ns    |
| DIFF_SSTL15_S    | 0.68              | 0.76   | 0.83 | 0.87 | 1.30              | 1.43   | 1.68 | 1.88 | 1.87              | 2.09   | 2.51 | 2.53 | ns    |
| DIFF_SSTL18_I_S  | 0.71              | 0.79   | 0.86 | 0.87 | 1.68              | 1.80   | 2.06 | 2.24 | 2.25              | 2.46   | 2.89 | 2.89 | ns    |
| DIFF_SSTL18_II_S | 0.71              | 0.79   | 0.86 | 0.87 | 1.38              | 1.51   | 1.76 | 1.94 | 1.95              | 2.17   | 2.59 | 2.59 | ns    |
| SSTL135_F        | 0.67              | 0.75   | 0.82 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| SSTL15_F         | 0.60              | 0.68   | 0.75 | 0.80 | 1.07              | 1.19   | 1.45 | 1.68 | 1.64              | 1.85   | 2.28 | 2.33 | ns    |
| SSTL18_I_F       | 0.67              | 0.75   | 0.82 | 0.87 | 1.12              | 1.24   | 1.49 | 1.72 | 1.69              | 1.90   | 2.32 | 2.37 | ns    |
| SSTL18_II_F      | 0.67              | 0.75   | 0.82 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| DIFF_SSTL135_F   | 0.68              | 0.76   | 0.83 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| DIFF_SSTL15_F    | 0.68              | 0.76   | 0.83 | 0.87 | 1.07              | 1.19   | 1.45 | 1.68 | 1.64              | 1.85   | 2.28 | 2.33 | ns    |
| DIFF_SSTL18_I_F  | 0.71              | 0.79   | 0.86 | 0.87 | 1.23              | 1.35   | 1.60 | 1.80 | 1.79              | 2.01   | 2.43 | 2.45 | ns    |
| DIFF_SSTL18_II_F | 0.71              | 0.79   | 0.86 | 0.87 | 1.21              | 1.33   | 1.59 | 1.79 | 1.78              | 1.99   | 2.42 | 2.44 | ns    |

Table 17 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 17: IOB 3-state Output Switching Characteristics

| Symbol                     | Description                                    | Speed Grade |        |      |      | Units |
|----------------------------|------------------------------------------------|-------------|--------|------|------|-------|
|                            |                                                | 1.0V        |        |      | 0.9V |       |
|                            |                                                | -3          | -2/-2L | -1   | -2L  |       |
| T <sub>IOTPHZ</sub>        | T input to pad high-impedance                  | 2.06        | 2.19   | 2.37 | 2.19 | ns    |
| T <sub>IOIBUFDISABLE</sub> | IBUF turn-on time from IBUFDISABLE to O output | 2.11        | 2.30   | 2.60 | 2.30 | ns    |

## Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

| Symbol                                                       | Description                                                                    | Speed Grade |            |            |            | Units |
|--------------------------------------------------------------|--------------------------------------------------------------------------------|-------------|------------|------------|------------|-------|
|                                                              |                                                                                | 1.0V        |            |            | 0.9V       |       |
|                                                              |                                                                                | -3          | -2/-2L     | -1         | -2L        |       |
| Setup/Hold for Control Lines                                 |                                                                                |             |            |            |            |       |
| T <sub>ISCK_BITSIP</sub> / T <sub>ISCK_BITSIP</sub>          | BITSIP pin setup/hold with respect to CLKDIV                                   | 0.01/0.14   | 0.02/0.15  | 0.02/0.17  | 0.02/0.21  | ns    |
| T <sub>ISCK_CE</sub> / T <sub>ISCK_CE</sub> <sup>(2)</sup>   | CE pin setup/hold with respect to CLK (for CE1)                                | 0.45/−0.01  | 0.50/−0.01 | 0.72/−0.01 | 0.35/−0.11 | ns    |
| T <sub>ISCK_CE2</sub> / T <sub>ISCK_CE2</sub> <sup>(2)</sup> | CE pin setup/hold with respect to CLKDIV (for CE2)                             | −0.10/0.33  | −0.10/0.36 | −0.10/0.40 | −0.17/0.40 | ns    |
| Setup/Hold for Data Lines                                    |                                                                                |             |            |            |            |       |
| T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>                  | D pin setup/hold with respect to CLK                                           | −0.02/0.12  | −0.02/0.14 | −0.02/0.17 | −0.04/0.19 | ns    |
| T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>            | DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>          | −0.02/0.12  | −0.02/0.14 | −0.02/0.17 | −0.03/0.19 | ns    |
| T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>          | D pin setup/hold with respect to CLK at DDR mode                               | −0.02/0.12  | −0.02/0.14 | −0.02/0.17 | −0.04/0.19 | ns    |
| T <sub>ISDCK_DDLY_DDR</sub> / T <sub>ISCKD_DDLY_DDR</sub>    | D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup> | 0.12/0.12   | 0.14/0.14  | 0.17/0.17  | 0.19/0.19  | ns    |
| Sequential Delays                                            |                                                                                |             |            |            |            |       |
| T <sub>ISCO_Q</sub>                                          | CLKDIV to out at Q pin                                                         | 0.53        | 0.54       | 0.66       | 0.67       | ns    |
| Propagation Delays                                           |                                                                                |             |            |            |            |       |
| T <sub>ISDO_DO</sub>                                         | D input to DO output pin                                                       | 0.11        | 0.11       | 0.13       | 0.14       | ns    |

### Notes:

- Recorded at 0 tap value.
- $T_{ISCK\_CE2}$  and  $T_{ISCK\_CE2}$  are reported as  $T_{ISCK\_CE} / T_{ISCK\_CE}$  in TRACE report.

Table 23: IO\_FIFO Switching Characteristics

| Symbol                                             | Description            | Speed Grade |            |            |            | Units |
|----------------------------------------------------|------------------------|-------------|------------|------------|------------|-------|
|                                                    |                        | 1.0V        |            |            | 0.9V       |       |
|                                                    |                        | -3          | -2/-2L     | -1         | -2L        |       |
| IO_FIFO Clock to Out Delays                        |                        |             |            |            |            |       |
| T <sub>OFFCKO_DO</sub>                             | RDCLK to Q outputs     | 0.55        | 0.60       | 0.68       | 0.81       | ns    |
| T <sub>CKO_FLAGS</sub>                             | Clock to IO_FIFO flags | 0.55        | 0.61       | 0.77       | 0.55       | ns    |
| Setup/Hold                                         |                        |             |            |            |            |       |
| T <sub>CCK_D</sub> /T <sub>CKC_D</sub>             | D inputs to WRCLK      | 0.47/0.02   | 0.51/0.02  | 0.58/0.02  | 0.76/−0.05 | ns    |
| T <sub>IFFCKC_WREN</sub> /T <sub>IFFCKC_WREN</sub> | WREN to WRCLK          | 0.42/−0.01  | 0.47/−0.01 | 0.53/−0.01 | 0.70/−0.05 | ns    |
| T <sub>OFFCKC_RDEN</sub> /T <sub>OFFCKC_RDEN</sub> | RDEN to RDCLK          | 0.53/0.02   | 0.58/0.02  | 0.66/0.02  | 0.79/−0.02 | ns    |
| Minimum Pulse Width                                |                        |             |            |            |            |       |
| T <sub>PWH_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 1.62        | 2.15       | 2.15       | 2.15       | ns    |
| T <sub>PWL_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 1.62        | 2.15       | 2.15       | 2.15       | ns    |
| Maximum Frequency                                  |                        |             |            |            |            |       |
| F <sub>MAX</sub>                                   | RDCLK and WRCLK        | 266.67      | 200.00     | 200.00     | 200.00     | MHz   |

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 25: CLB Distributed RAM Switching Characteristics

| Symbol                                             | Description                                                | Speed Grade |           |           |           | Units   |
|----------------------------------------------------|------------------------------------------------------------|-------------|-----------|-----------|-----------|---------|
|                                                    |                                                            | 1.0V        |           |           | 0.9V      |         |
|                                                    |                                                            | -3          | -2/-2L    | -1        | -2L       |         |
| Sequential Delays                                  |                                                            |             |           |           |           |         |
| T <sub>SHCKO</sub>                                 | Clock to A – B outputs                                     | 0.98        | 1.09      | 1.32      | 1.54      | ns, Max |
| T <sub>SHCKO_1</sub>                               | Clock to AMUX – BMUX outputs                               | 1.37        | 1.53      | 1.86      | 2.18      | ns, Max |
| Setup and Hold Times Before/After Clock CLK        |                                                            |             |           |           |           |         |
| T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>         | A – D inputs to CLK                                        | 0.54/0.28   | 0.60/0.30 | 0.72/0.35 | 0.96/0.40 | ns, Min |
| T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>         | Address An inputs to clock                                 | 0.27/0.55   | 0.30/0.60 | 0.37/0.70 | 0.43/0.71 | ns, Min |
|                                                    | Address An inputs through MUXs and/or carry logic to clock | 0.69/0.18   | 0.77/0.21 | 0.94/0.26 | 1.11/0.29 | ns, Min |
| T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>         | WE input to clock                                          | 0.38/0.10   | 0.43/0.12 | 0.53/0.17 | 0.62/0.13 | ns, Min |
| T <sub>CECK_LRAM</sub> /<br>T <sub>CKCE_LRAM</sub> | CE input to CLK                                            | 0.39/0.10   | 0.44/0.11 | 0.53/0.17 | 0.63/0.12 | ns, Min |
| Clock CLK                                          |                                                            |             |           |           |           |         |
| T <sub>MPW_LRAM</sub>                              | Minimum pulse width                                        | 1.05        | 1.13      | 1.25      | 0.82      | ns, Min |
| T <sub>MCP</sub>                                   | Minimum clock period                                       | 2.10        | 2.26      | 2.50      | 1.64      | ns, Min |

### Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
2.  $T_{SHCKO}$  also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 26: CLB Shift Register Switching Characteristics

| Symbol                                                 | Description                         | Speed Grade |           |           |           | Units   |
|--------------------------------------------------------|-------------------------------------|-------------|-----------|-----------|-----------|---------|
|                                                        |                                     | 1.0V        |           |           | 0.9V      |         |
|                                                        |                                     | -3          | -2/-2L    | -1        | -2L       |         |
| Sequential Delays                                      |                                     |             |           |           |           |         |
| T <sub>REG</sub>                                       | Clock to A – D outputs              | 1.19        | 1.33      | 1.61      | 1.89      | ns, Max |
| T <sub>REG_MUX</sub>                                   | Clock to AMUX – DMUX output         | 1.58        | 1.77      | 2.15      | 2.53      | ns, Max |
| T <sub>REG_M31</sub>                                   | Clock to DMUX output via M31 output | 1.12        | 1.23      | 1.46      | 1.68      | ns, Max |
| Setup and Hold Times Before/After Clock CLK            |                                     |             |           |           |           |         |
| T <sub>WS_SHFREG</sub> /<br>T <sub>WH_SHFREG</sub>     | WE input                            | 0.37/0.10   | 0.41/0.12 | 0.51/0.17 | 0.59/0.13 | ns, Min |
| T <sub>CECK_SHFREG</sub> /<br>T <sub>CKCE_SHFREG</sub> | CE input to CLK                     | 0.37/0.10   | 0.42/0.11 | 0.52/0.17 | 0.60/0.12 | ns, Min |
| T <sub>DS_SHFREG</sub> /<br>T <sub>DH_SHFREG</sub>     | A – D inputs to CLK                 | 0.33/0.34   | 0.37/0.37 | 0.44/0.43 | 0.54/0.47 | ns, Min |
| Clock CLK                                              |                                     |             |           |           |           |         |
| T <sub>MPW_SHFREG</sub>                                | Minimum pulse width                 | 0.77        | 0.86      | 0.98      | 1.04      | ns, Min |

### Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

## Block RAM and FIFO Switching Characteristics

Table 27: Block RAM and FIFO Switching Characteristics

| Symbol                                                               | Description                                                                                             | Speed Grade |           |           |           | Units   |
|----------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|-------------|-----------|-----------|-----------|---------|
|                                                                      |                                                                                                         | 1.0V        |           |           | 0.9V      |         |
|                                                                      |                                                                                                         | -3          | -2/-2L    | -1        | -2L       |         |
| Block RAM and FIFO Clock-to-Out Delays                               |                                                                                                         |             |           |           |           |         |
| T <sub>RCKO_DO</sub> and<br>T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>  | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>                                    | 1.85        | 2.13      | 2.46      | 2.87      | ns, Max |
|                                                                      | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>                                       | 0.64        | 0.74      | 0.89      | 1.02      | ns, Max |
| T <sub>RCKO_DO_ECC</sub> and<br>T <sub>RCKO_DO_ECC_REG</sub>         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>                           | 2.77        | 3.04      | 3.84      | 5.30      | ns, Max |
|                                                                      | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>                              | 0.73        | 0.81      | 0.94      | 1.11      | ns, Max |
| T <sub>RCKO_DO_CASCOUT</sub> and<br>T <sub>RCKO_DO_CASCOUT_REG</sub> | Clock CLK to DOUT output with cascade (without output register) <sup>(2)</sup>                          | 2.61        | 2.88      | 3.30      | 3.76      | ns, Max |
|                                                                      | Clock CLK to DOUT output with cascade (with output register) <sup>(4)</sup>                             | 1.16        | 1.28      | 1.46      | 1.56      | ns, Max |
| T <sub>RCKO_FLAGS</sub>                                              | Clock CLK to FIFO flags outputs <sup>(6)</sup>                                                          | 0.76        | 0.87      | 1.05      | 1.14      | ns, Max |
| T <sub>RCKO_POINTERS</sub>                                           | Clock CLK to FIFO pointers outputs <sup>(7)</sup>                                                       | 0.94        | 1.02      | 1.15      | 1.30      | ns, Max |
| T <sub>RCKO_PARITY_ECC</sub>                                         | Clock CLK to ECCPARITY in ECC encode only mode                                                          | 0.78        | 0.85      | 0.94      | 1.10      | ns, Max |
| T <sub>RCKO_SDBIT_ECC</sub> and<br>T <sub>RCKO_SDBIT_ECC_REG</sub>   | Clock CLK to BITERR (without output register)                                                           | 2.56        | 2.81      | 3.55      | 4.90      | ns, Max |
|                                                                      | Clock CLK to BITERR (with output register)                                                              | 0.68        | 0.76      | 0.89      | 1.05      | ns, Max |
| T <sub>RCKO_RDADDR_ECC</sub> and<br>T <sub>RCKO_RDADDR_ECC_REG</sub> | Clock CLK to RDADDR output with ECC (without output register)                                           | 0.75        | 0.88      | 1.07      | 1.15      | ns, Max |
|                                                                      | Clock CLK to RDADDR output with ECC (with output register)                                              | 0.84        | 0.93      | 1.08      | 1.29      | ns, Max |
| Setup and Hold Times Before/After Clock CLK                          |                                                                                                         |             |           |           |           |         |
| T <sub>RCKCK_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>                    | ADDR inputs <sup>(8)</sup>                                                                              | 0.45/0.31   | 0.49/0.33 | 0.57/0.36 | 0.77/0.45 | ns, Min |
| T <sub>RDCK_DI_WF_NC</sub> /<br>T <sub>RCKD_DI_WF_NC</sub>           | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup> | 0.58/0.60   | 0.65/0.63 | 0.74/0.67 | 0.92/0.76 | ns, Min |
| T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>                     | Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>               | 0.20/0.29   | 0.22/0.34 | 0.25/0.41 | 0.29/0.38 | ns, Min |
| T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>                   | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>                                           | 0.50/0.43   | 0.55/0.46 | 0.63/0.50 | 0.78/0.54 | ns, Min |
| T <sub>RDCK_DI_ECCW</sub> /<br>T <sub>RCKD_DI_ECCW</sub>             | DIN inputs with block RAM ECC encode only <sup>(9)</sup>                                                | 0.93/0.43   | 1.02/0.46 | 1.17/0.50 | 1.38/0.48 | ns, Min |
| T <sub>RDCK_DI_ECC_FIFO</sub> /<br>T <sub>RCKD_DI_ECC_FIFO</sub>     | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>                                                | 1.04/0.56   | 1.15/0.59 | 1.32/0.64 | 1.55/0.77 | ns, Min |
| T <sub>RCKCK_INJECTBITERR</sub> /<br>T <sub>RCKC_INJECTBITERR</sub>  | Inject single/double bit error in ECC mode                                                              | 0.58/0.35   | 0.64/0.37 | 0.74/0.40 | 0.92/0.48 | ns, Min |
| T <sub>RCKCK_EN</sub> /T <sub>RCKC_EN</sub>                          | Block RAM enable (EN) input                                                                             | 0.35/0.20   | 0.39/0.21 | 0.45/0.23 | 0.57/0.26 | ns, Min |
| T <sub>RCKCK_REGCE</sub> /T <sub>RCKC_REGCE</sub>                    | CE input of output register                                                                             | 0.24/0.15   | 0.29/0.15 | 0.36/0.16 | 0.40/0.19 | ns, Min |
| T <sub>RCKCK_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>                  | Synchronous RSTREG input                                                                                | 0.29/0.07   | 0.32/0.07 | 0.35/0.07 | 0.41/0.07 | ns, Min |

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol                              | Description                                                                                                                              | Speed Grade |            |            |            | Units   |
|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|-------------|------------|------------|------------|---------|
|                                     |                                                                                                                                          | 1.0V        |            |            | 0.9V       |         |
|                                     |                                                                                                                                          | -3          | -2/-2L     | -1         | -2L        |         |
| $T_{RCKK\_RSTRAM}/T_{RCKC\_RSTRAM}$ | Synchronous RSTRAM input                                                                                                                 | 0.32/0.42   | 0.34/0.43  | 0.36/0.46  | 0.40/0.47  | ns, Min |
| $T_{RCKK\_WEA}/T_{RCKC\_WEA}$       | Write enable (WE) input (block RAM only)                                                                                                 | 0.44/0.18   | 0.48/0.19  | 0.54/0.20  | 0.64/0.23  | ns, Min |
| $T_{RCKK\_WREN}/T_{RCKC\_WREN}$     | WREN FIFO inputs                                                                                                                         | 0.46/0.30   | 0.46/0.35  | 0.47/0.43  | 0.77/0.44  | ns, Min |
| $T_{RCKK\_RDEN}/T_{RCKC\_RDEN}$     | RDEN FIFO inputs                                                                                                                         | 0.42/0.30   | 0.43/0.35  | 0.43/0.43  | 0.71/0.44  | ns, Min |
| <b>Reset Delays</b>                 |                                                                                                                                          |             |            |            |            |         |
| $T_{RCO\_FLAGS}$                    | Reset RST to FIFO flags/pointers <sup>(10)</sup>                                                                                         | 0.90        | 0.98       | 1.10       | 1.25       | ns, Max |
| $T_{RREC\_RST}/T_{RREM\_RST}$       | FIFO reset recovery and removal timing <sup>(11)</sup>                                                                                   | 1.87/–0.81  | 2.07/–0.81 | 2.37/–0.81 | 2.44/–0.71 | ns, Max |
| <b>Maximum Frequency</b>            |                                                                                                                                          |             |            |            |            |         |
| $F_{MAX\_BRAM\_WF\_NC}$             | Block RAM (write first and no change modes) when not in SDP RF mode                                                                      | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_BRAM\_RF\_PERFORMANCE}$    | Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B                            | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_BRAM\_RF\_DELAYED\_WRITE}$ | Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses   | 447.63      | 404.53     | 339.67     | 268.96     | MHz     |
| $F_{MAX\_CAS\_WF\_NC}$              | Block RAM cascade (write first, no change mode) when cascade but not in RF mode                                                          | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| $F_{MAX\_CAS\_RF\_PERFORMANCE}$     | Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| $F_{MAX\_CAS\_RF\_DELAYED\_WRITE}$  | When in cascade RF mode and there is a possibility of address overlap between port A and port B                                          | 405.35      | 362.19     | 297.35     | 226.60     | MHz     |
| $F_{MAX\_FIFO}$                     | FIFO in all modes without ECC                                                                                                            | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_ECC}$                      | Block RAM and FIFO in ECC configuration                                                                                                  | 410.34      | 365.10     | 297.53     | 215.38     | MHz     |

**Notes:**

- TRACE will report all of these parameters as  $T_{RCKO\_DO}$ .
- $T_{RCKO\_DOR}$  includes  $T_{RCKO\_DOW}$ ,  $T_{RCKO\_DOPR}$ , and  $T_{RCKO\_DOPW}$  as well as the B port equivalent timing parameters.
- These parameters also apply to synchronous FIFO with  $DO\_REG = 0$ .
- $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
- These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $DO\_REG = 1$ .
- $T_{RCKO\_FLAGS}$  includes the following parameters:  $T_{RCKO\_AEMPTY}$ ,  $T_{RCKO\_AFULL}$ ,  $T_{RCKO\_EMPTY}$ ,  $T_{RCKO\_FULL}$ ,  $T_{RCKO\_RDERR}$ ,  $T_{RCKO\_WRERR}$ .
- $T_{RCKO\_POINTERS}$  includes both  $T_{RCKO\_RDCOUNT}$  and  $T_{RCKO\_WRCOUNT}$ .
- The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- These parameters include both A and B inputs as well as the parity inputs of A and B.
- $T_{RCO\_FLAGS}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Table 28: DSP48E1 Switching Characteristics (Cont'd)

| Symbol                                                                                                                                                           | Description                                              | Speed Grade   |               |               |               | Units |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|---------------|---------------|---------------|---------------|-------|
|                                                                                                                                                                  |                                                          | 1.0V          |               |               | 0.9V          |       |
|                                                                                                                                                                  |                                                          | -3            | -2/-2L        | -1            | -2L           |       |
| Setup and Hold Times of the RST Pins                                                                                                                             |                                                          |               |               |               |               |       |
| $T_{\text{DSPDCK}_{\{\text{RSTA}; \text{RSTB}\}}_{\{\text{AREG}; \text{BREG}\}}/T_{\text{DSPCKD}_{\{\text{RSTA}; \text{RSTB}\}}_{\{\text{AREG}; \text{BREG}\}}}$ | {RSTA, RSTB} input to {A, B} register CLK                | 0.41/<br>0.11 | 0.46/<br>0.13 | 0.55/<br>0.15 | 0.63/<br>0.40 | ns    |
| $T_{\text{DSPDCK\_RSTC\_CREG}}/T_{\text{DSPCKD\_RSTC\_CREG}}$                                                                                                    | RSTC input to C register CLK                             | 0.07/<br>0.10 | 0.08/<br>0.11 | 0.09/<br>0.12 | 0.13/<br>0.11 | ns    |
| $T_{\text{DSPDCK\_RSTD\_DREG}}/T_{\text{DSPCKD\_RSTD\_DREG}}$                                                                                                    | RSTD input to D register CLK                             | 0.44/<br>0.07 | 0.50/<br>0.08 | 0.59/<br>0.09 | 0.67/<br>0.08 | ns    |
| $T_{\text{DSPDCK\_RSTM\_MREG}}/T_{\text{DSPCKD\_RSTM\_MREG}}$                                                                                                    | RSTM input to M register CLK                             | 0.21/<br>0.22 | 0.23/<br>0.24 | 0.27/<br>0.28 | 0.28/<br>0.35 | ns    |
| $T_{\text{DSPDCK\_RSTP\_PREG}}/T_{\text{DSPCKD\_RSTP\_PREG}}$                                                                                                    | RSTP input to P register CLK                             | 0.27/<br>0.01 | 0.30/<br>0.01 | 0.35/<br>0.01 | 0.43/<br>0.00 | ns    |
| Combinatorial Delays from Input Pins to Output Pins                                                                                                              |                                                          |               |               |               |               |       |
| $T_{\text{DSPDO\_A\_CARRYOUT\_MULT}}$                                                                                                                            | A input to CARRYOUT output using multiplier              | 3.79          | 4.35          | 5.18          | 6.61          | ns    |
| $T_{\text{DSPDO\_D\_P\_MULT}}$                                                                                                                                   | D input to P output using multiplier                     | 3.72          | 4.26          | 5.07          | 6.41          | ns    |
| $T_{\text{DSPDO\_B\_P}}$                                                                                                                                         | B input to P output not using multiplier                 | 1.53          | 1.75          | 2.08          | 2.48          | ns    |
| $T_{\text{DSPDO\_C\_P}}$                                                                                                                                         | C input to P output                                      | 1.33          | 1.53          | 1.82          | 2.22          | ns    |
| Combinatorial Delays from Input Pins to Cascading Output Pins                                                                                                    |                                                          |               |               |               |               |       |
| $T_{\text{DSPDO}_{\{\text{A}; \text{B}\}}_{\{\text{ACOUT}; \text{BCOUT}\}}}$                                                                                     | {A, B} input to {ACOUT, BCOUT} output                    | 0.55          | 0.63          | 0.74          | 0.87          | ns    |
| $T_{\text{DSPDO}_{\{\text{A}; \text{B}\}}_{\text{CARRYCASCOUT\_MULT}}}$                                                                                          | {A, B} input to CARRYCASCOUT output using multiplier     | 4.06          | 4.65          | 5.54          | 7.03          | ns    |
| $T_{\text{DSPDO\_D\_CARRYCASCOUT\_MULT}}$                                                                                                                        | D input to CARRYCASCOUT output using multiplier          | 3.97          | 4.54          | 5.40          | 6.81          | ns    |
| $T_{\text{DSPDO}_{\{\text{A}; \text{B}\}}_{\text{CARRYCASCOUT}}}$                                                                                                | {A, B} input to CARRYCASCOUT output not using multiplier | 1.77          | 2.03          | 2.41          | 2.88          | ns    |
| $T_{\text{DSPDO\_C\_CARRYCASCOUT}}$                                                                                                                              | C input to CARRYCASCOUT output                           | 1.58          | 1.81          | 2.15          | 2.62          | ns    |
| Combinatorial Delays from Cascading Input Pins to All Output Pins                                                                                                |                                                          |               |               |               |               |       |
| $T_{\text{DSPDO\_ACIN\_P\_MULT}}$                                                                                                                                | ACIN input to P output using multiplier                  | 3.65          | 4.19          | 5.00          | 6.40          | ns    |
| $T_{\text{DSPDO\_ACIN\_P}}$                                                                                                                                      | ACIN input to P output not using multiplier              | 1.37          | 1.57          | 1.88          | 2.44          | ns    |
| $T_{\text{DSPDO\_ACIN\_ACOUT}}$                                                                                                                                  | ACIN input to ACOUT output                               | 0.38          | 0.44          | 0.53          | 0.63          | ns    |
| $T_{\text{DSPDO\_ACIN\_CARRYCASCOUT\_MULT}}$                                                                                                                     | ACIN input to CARRYCASCOUT output using multiplier       | 3.90          | 4.47          | 5.33          | 6.79          | ns    |
| $T_{\text{DSPDO\_ACIN\_CARRYCASCOUT}}$                                                                                                                           | ACIN input to CARRYCASCOUT output not using multiplier   | 1.61          | 1.85          | 2.21          | 2.84          | ns    |
| $T_{\text{DSPDO\_PCIN\_P}}$                                                                                                                                      | PCIN input to P output                                   | 1.11          | 1.28          | 1.52          | 1.82          | ns    |
| $T_{\text{DSPDO\_PCIN\_CARRYCASCOUT}}$                                                                                                                           | PCIN input to CARRYCASCOUT output                        | 1.36          | 1.56          | 1.85          | 2.21          | ns    |
| Clock to Outs from Output Register Clock to Output Pins                                                                                                          |                                                          |               |               |               |               |       |
| $T_{\text{DSPCKO\_P\_PREG}}$                                                                                                                                     | CLK PREG to P output                                     | 0.33          | 0.37          | 0.44          | 0.54          | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOUT\_PREG}}$                                                                                                                          | CLK PREG to CARRYCASCOUT output                          | 0.52          | 0.59          | 0.69          | 0.84          | ns    |

Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                                    | Description                    | Speed Grade |           |           |           | Units |
|-------------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
|                                           |                                | 1.0V        |           |           | 0.9V      |       |
|                                           |                                | -3          | -2/-2L    | -1        | -2L       |       |
| $T_{\text{BHCKO\_O}}$                     | BUFH delay from I to O         | 0.10        | 0.11      | 0.13      | 0.16      | ns    |
| $T_{\text{BHCK\_CE}}/T_{\text{BHCK\_CE}}$ | CE pin setup and hold          | 0.19/0.13   | 0.22/0.15 | 0.28/0.21 | 0.35/0.08 | ns    |
| <b>Maximum Frequency</b>                  |                                |             |           |           |           |       |
| $F_{\text{MAX\_BUFH}}$                    | Horizontal clock buffer (BUFH) | 628.00      | 628.00    | 464.00    | 394.00    | MHz   |

Table 33: Duty Cycle Distortion and Clock-Tree Skew

| Symbol                   | Description                                            | Device   | Speed Grade |        |      |      | Units |
|--------------------------|--------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                          |                                                        |          | 1.0V        |        |      | 0.9V |       |
|                          |                                                        |          | -3          | -2/-2L | -1   | -2L  |       |
| $T_{\text{DCD\_CLK}}$    | Global clock tree duty-cycle distortion <sup>(1)</sup> | All      | 0.20        | 0.20   | 0.20 | 0.25 | ns    |
| $T_{\text{CKSKEW}}$      | Global clock tree skew <sup>(2)</sup>                  | XC7A100T | 0.27        | 0.33   | 0.36 | 0.48 | ns    |
|                          |                                                        | XC7A200T | 0.40        | 0.48   | 0.54 | 0.69 | ns    |
| $T_{\text{DCD\_BUFIO}}$  | I/O clock tree duty cycle distortion                   | All      | 0.14        | 0.14   | 0.14 | 0.14 | ns    |
| $T_{\text{BUFIO\_SKEW}}$ | I/O clock tree skew across one clock region            | All      | 0.03        | 0.03   | 0.03 | 0.03 | ns    |
| $T_{\text{DCD\_BUFR}}$   | Regional clock tree duty cycle distortion              | All      | 0.18        | 0.18   | 0.18 | 0.18 | ns    |

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The  $T_{\text{CKSKEW}}$  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

**MMCM Switching Characteristics**

Table 34: MMCM Specification

| Symbol                               | Description                                 | Speed Grade                             |         |         |         | Units |
|--------------------------------------|---------------------------------------------|-----------------------------------------|---------|---------|---------|-------|
|                                      |                                             | 1.0V                                    |         |         | 0.9V    |       |
|                                      |                                             | -3                                      | -2/-2L  | -1      | -2L     |       |
| $\text{MMCM\_F}_{\text{INMAX}}$      | Maximum input clock frequency               | 800.00                                  | 800.00  | 800.00  | 800.00  | MHz   |
| $\text{MMCM\_F}_{\text{INMIN}}$      | Minimum input clock frequency               | 10.00                                   | 10.00   | 10.00   | 10.00   | MHz   |
| $\text{MMCM\_F}_{\text{INJITTER}}$   | Maximum input clock period jitter           | < 20% of clock input period or 1 ns Max |         |         |         |       |
| $\text{MMCM\_F}_{\text{INDUTY}}$     | Allowable input duty cycle: 10—49 MHz       | 25                                      | 25      | 25      | 25      | %     |
|                                      | Allowable input duty cycle: 50—199 MHz      | 30                                      | 30      | 30      | 30      | %     |
|                                      | Allowable input duty cycle: 200—399 MHz     | 35                                      | 35      | 35      | 35      | %     |
|                                      | Allowable input duty cycle: 400—499 MHz     | 40                                      | 40      | 40      | 40      | %     |
|                                      | Allowable input duty cycle: >500 MHz        | 45                                      | 45      | 45      | 45      | %     |
| $\text{MMCM\_F}_{\text{MIN\_PSCLK}}$ | Minimum dynamic phase-shift clock frequency | 0.01                                    | 0.01    | 0.01    | 0.01    | MHz   |
| $\text{MMCM\_F}_{\text{MAX\_PSCLK}}$ | Maximum dynamic phase-shift clock frequency | 550.00                                  | 500.00  | 450.00  | 450.00  | MHz   |
| $\text{MMCM\_F}_{\text{VCOMIN}}$     | Minimum MMCM VCO frequency                  | 600.00                                  | 600.00  | 600.00  | 600.00  | MHz   |
| $\text{MMCM\_F}_{\text{VCOMAX}}$     | Maximum MMCM VCO frequency                  | 1600.00                                 | 1440.00 | 1200.00 | 1200.00 | MHz   |

## PLL Switching Characteristics

Table 35: PLL Specification

| Symbol                                                           | Description                                           | Speed Grade                             |           |           |           | Units    |
|------------------------------------------------------------------|-------------------------------------------------------|-----------------------------------------|-----------|-----------|-----------|----------|
|                                                                  |                                                       | 1.0V                                    |           |           | 0.9V      |          |
|                                                                  |                                                       | -3                                      | -2/-2L    | -1        | -2L       |          |
| PLL_F <sub>INMAX</sub>                                           | Maximum input clock frequency                         | 800.00                                  | 800.00    | 800.00    | 800.00    | MHz      |
| PLL_F <sub>INMIN</sub>                                           | Minimum input clock frequency                         | 19.00                                   | 19.00     | 19.00     | 19.00     | MHz      |
| PLL_F <sub>INJITTER</sub>                                        | Maximum input clock period jitter                     | < 20% of clock input period or 1 ns Max |           |           |           |          |
| PLL_F <sub>INDUTY</sub>                                          | Allowable input duty cycle: 19—49 MHz                 | 25                                      | 25        | 25        | 25        | %        |
|                                                                  | Allowable input duty cycle: 50—199 MHz                | 30                                      | 30        | 30        | 30        | %        |
|                                                                  | Allowable input duty cycle: 200—399 MHz               | 35                                      | 35        | 35        | 35        | %        |
|                                                                  | Allowable input duty cycle: 400—499 MHz               | 40                                      | 40        | 40        | 40        | %        |
|                                                                  | Allowable input duty cycle: >500 MHz                  | 45                                      | 45        | 45        | 45        | %        |
| PLL_F <sub>VCOMIN</sub>                                          | Minimum PLL VCO frequency                             | 800.00                                  | 800.00    | 800.00    | 800.00    | MHz      |
| PLL_F <sub>VCOMAX</sub>                                          | Maximum PLL VCO frequency                             | 2133.00                                 | 1866.00   | 1600.00   | 1600.00   | MHz      |
| PLL_F <sub>BANDWIDTH</sub>                                       | Low PLL bandwidth at typical <sup>(1)</sup>           | 1.00                                    | 1.00      | 1.00      | 1.00      | MHz      |
|                                                                  | High PLL bandwidth at typical <sup>(1)</sup>          | 4.00                                    | 4.00      | 4.00      | 4.00      | MHz      |
| PLL_T <sub>STATPHAOFFSET</sub>                                   | Static phase offset of the PLL outputs <sup>(2)</sup> | 0.12                                    | 0.12      | 0.12      | 0.12      | ns       |
| PLL_T <sub>OUTJITTER</sub>                                       | PLL output jitter                                     | Note 3                                  |           |           |           |          |
| PLL_T <sub>OUTDUTY</sub>                                         | PLL output clock duty-cycle precision <sup>(4)</sup>  | 0.20                                    | 0.20      | 0.20      | 0.25      | ns       |
| PLL_T <sub>LOCKMAX</sub>                                         | PLL maximum lock time                                 | 100.00                                  | 100.00    | 100.00    | 100.00    | μs       |
| PLL_F <sub>OUTMAX</sub>                                          | PLL maximum output frequency                          | 800.00                                  | 800.00    | 800.00    | 800.00    | MHz      |
| PLL_F <sub>OUTMIN</sub>                                          | PLL minimum output frequency <sup>(5)</sup>           | 6.25                                    | 6.25      | 6.25      | 6.25      | MHz      |
| PLL_T <sub>EXTFDVAR</sub>                                        | External clock feedback variation                     | < 20% of clock input period or 1 ns Max |           |           |           |          |
| PLL_RST <sub>MINPULSE</sub>                                      | Minimum reset pulse width                             | 5.00                                    | 5.00      | 5.00      | 5.00      | ns       |
| PLL_F <sub>PFDMAX</sub>                                          | Maximum frequency at the phase frequency detector     | 550.00                                  | 500.00    | 450.00    | 450.00    | MHz      |
| PLL_F <sub>PFDMIN</sub>                                          | Minimum frequency at the phase frequency detector     | 19.00                                   | 19.00     | 19.00     | 19.00     | MHz      |
| PLL_T <sub>FBDELAY</sub>                                         | Maximum delay in the feedback path                    | 3 ns Max or one CLKIN cycle             |           |           |           |          |
| Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK |                                                       |                                         |           |           |           |          |
| T <sub>PLLDCK_DADDR</sub> /<br>T <sub>PLLCKD_DADDR</sub>         | Setup and hold of D address                           | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLDCK_DI</sub> /T <sub>PLLCKD_DI</sub>                   | Setup and hold of D input                             | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLDCK_DEN</sub> /<br>T <sub>PLLCKD_DEN</sub>             | Setup and hold of D enable                            | 1.76/0.00                               | 1.97/0.00 | 2.29/0.00 | 2.40/0.00 | ns, Min  |
| T <sub>PLLDCK_DWE</sub> /<br>T <sub>PLLCKD_DWE</sub>             | Setup and hold of D write enable                      | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLCKO_DRDY</sub>                                         | CLK to out of DRDY                                    | 0.65                                    | 0.72      | 0.99      | 0.99      | ns, Max  |
| F <sub>DCK</sub>                                                 | DCLK frequency                                        | 200.00                                  | 200.00    | 200.00    | 100.00    | MHz, Max |

### Notes:

- The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any PLL outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)**

| Symbol                                                                                                            | Description                                                                     | Device   | Speed Grade |        |      |      | Units |
|-------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                                   |                                                                                 |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                                   |                                                                                 |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |                                                                                 |          |             |        |      |      |       |
| T <sub>ICKOF</sub>                                                                                                | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region) | XC7A100T | 5.14        | 5.74   | 6.72 | 7.64 | ns    |
|                                                                                                                   |                                                                                 | XC7A200T | 5.47        | 6.11   | 7.16 | 8.10 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)**

| Symbol                                                                                                            | Description                                                                    | Device   | Speed Grade |        |      |      | Units |
|-------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                                   |                                                                                |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                                   |                                                                                |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |                                                                                |          |             |        |      |      |       |
| T <sub>ICKOFFAR</sub>                                                                                             | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region) | XC7A100T | 5.38        | 6.01   | 7.02 | 7.96 | ns    |
|                                                                                                                   |                                                                                | XC7A200T | 6.17        | 6.89   | 8.05 | 9.05 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 38: Clock-Capable Clock Input to Output Delay With MMCM**

| Symbol                                                                                                     | Description                                          | Device   | Speed Grade |        |      |      | Units |
|------------------------------------------------------------------------------------------------------------|------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                            |                                                      |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                            |                                                      |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. |                                                      |          |             |        |      |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7A100T | 0.89        | 0.94   | 0.96 | 1.81 | ns    |
|                                                                                                            |                                                      | XC7A200T | 0.90        | 0.97   | 1.01 | 1.86 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

| Symbol             | DC Parameter                            | Min | Typ | Max  | Units |
|--------------------|-----------------------------------------|-----|-----|------|-------|
| V <sub>IDIFF</sub> | Differential peak-to-peak input voltage | 350 | –   | 2000 | mV    |
| R <sub>IN</sub>    | Differential input resistance           | –   | 100 | –    | Ω     |
| C <sub>EXT</sub>   | Required external AC coupling capacitor | –   | 100 | –    | nF    |

## GTP Transceiver Switching Characteristics

Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further information.

Table 49: GTP Transceiver Performance

| Symbol                    | Description                         | Output<br>Divider | Speed Grade       |                   |                   |                   |                   |                   |                   |                   | Units |
|---------------------------|-------------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
|                           |                                     |                   | 1.0V              |                   |                   |                   |                   |                   | 0.9V              |                   |       |
|                           |                                     |                   | -3                |                   | -2/-2L            |                   | -1                |                   | -2L               |                   |       |
|                           |                                     |                   | Package Type      |                   |                   |                   |                   |                   |                   |                   |       |
|                           |                                     |                   | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG |       |
| F <sub>GTPMAX</sub>       | Maximum GTP transceiver data rate   |                   | 6.6               | 5.4               | 6.6               | 5.4               | 3.75              | 3.75              | 3.75              | 3.75              | Gb/s  |
| F <sub>GTPMIN</sub>       | Minimum GTP transceiver data rate   |                   | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | Gb/s  |
| F <sub>GTPRANGE</sub>     | PLL line rate range                 | 1                 | 3.2–6.6           |                   | 3.2–6.6           |                   | 3.2–3.75          |                   | 3.2–3.75          |                   | Gb/s  |
|                           |                                     | 2                 | 1.6–3.3           |                   | 1.6–3.3           |                   | 1.6–3.2           |                   | 1.6–3.2           |                   | Gb/s  |
|                           |                                     | 4                 | 0.8–1.65          |                   | 0.8–1.65          |                   | 0.8–1.6           |                   | 0.8–1.6           |                   | Gb/s  |
|                           |                                     | 8                 | 0.5–0.825         |                   | 0.5–0.825         |                   | 0.5–0.8           |                   | 0.5–0.8           |                   | Gb/s  |
| F <sub>GTPPLL</sub> RANGE | GTP transceiver PLL frequency range |                   | 1.6–3.3           |                   | 1.6–3.3           |                   | 1.6–3.3           |                   | 1.6–3.3           |                   | GHz   |

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                 | Speed Grade |        |     |      | Units |
|------------------------|-----------------------------|-------------|--------|-----|------|-------|
|                        |                             | 1.0V        |        |     | 0.9V |       |
|                        |                             | -3          | -2/-2L | -1  | -2L  |       |
| F <sub>GTPDRPCLK</sub> | GTPDRPCLK maximum frequency | 175         | 175    | 156 | 125  | MHz   |

Table 51: GTP Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                     | Conditions           | All Speed Grades |     |     | Units |
|--------------------|---------------------------------|----------------------|------------------|-----|-----|-------|
|                    |                                 |                      | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range |                      | 60               | –   | 660 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle      | Transceiver PLL only | 40               | –   | 60  | %     |




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

| Symbol      | Description                                           | Conditions                                                                                                                                        | All Speed Grades |        |                   | Units |
|-------------|-------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|-------------------|-------|
|             |                                                       |                                                                                                                                                   | Min              | Typ    | Max               |       |
| $T_{LOCK}$  | Initial PLL lock                                      |                                                                                                                                                   | –                | –      | 1                 | ms    |
| $T_{DLOCK}$ | Clock recovery phase acquisition and adaptation time. | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | $2.3 \times 10^6$ | UI    |

Table 53: GTP Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol      | Description                 | Conditions       | Speed Grade |         |         |         | Units |
|-------------|-----------------------------|------------------|-------------|---------|---------|---------|-------|
|             |                             |                  | 1.0V        |         |         | 0.9V    |       |
|             |                             |                  | -3          | -2/-2L  | -1      | -2L     |       |
| $F_{TXOUT}$ | TXOUTCLK maximum frequency  |                  | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| $F_{RXOUT}$ | RXOUTCLK maximum frequency  |                  | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| $F_{TXIN}$  | TXUSRCLK maximum frequency  | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| $F_{RXIN}$  | RXUSRCLK maximum frequency  | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| $F_{TXIN2}$ | TXUSRCLK2 maximum frequency | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |
| $F_{RXIN2}$ | RXUSRCLK2 maximum frequency | 16-bit data path | 412.500     | 412.500 | 234.375 | 234.375 | MHz   |

**Notes:**

1. Clocking must be implemented as described in [UG482](#): 7 Series FPGAs GTP Transceiver User Guide.

Table 54: GTP Transceiver Transmitter Switching Characteristics

| Symbol                       | Description                            | Condition                | Min   | Typ | Max                 | Units |
|------------------------------|----------------------------------------|--------------------------|-------|-----|---------------------|-------|
| F <sub>GTPTX</sub>           | Serial data rate range                 |                          | 0.500 | –   | F <sub>GTPMAX</sub> | Gb/s  |
| T <sub>RTX</sub>             | TX rise time                           | 20%–80%                  | –     | 50  | –                   | ps    |
| T <sub>FTX</sub>             | TX fall time                           | 20%–80%                  | –     | 50  | –                   | ps    |
| T <sub>LLSKEW</sub>          | TX lane-to-lane skew <sup>(1)</sup>    |                          | –     | –   | 500                 | ps    |
| V <sub>TXOOBVDPP</sub>       | Electrical idle amplitude              |                          | –     | –   | 20                  | mV    |
| T <sub>TXOOBTRANSITION</sub> | Electrical idle transition time        |                          | –     | –   | 140                 | ns    |
| TJ <sub>6.6</sub>            | Total Jitter <sup>(2)(3)</sup>         | 6.6 Gb/s                 | –     | –   | 0.30                | UI    |
| DJ <sub>6.6</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>5.0</sub>            | Total Jitter <sup>(2)(3)</sup>         | 5.0 Gb/s                 | –     | –   | 0.30                | UI    |
| DJ <sub>5.0</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>4.25</sub>           | Total Jitter <sup>(2)(3)</sup>         | 4.25 Gb/s                | –     | –   | 0.30                | UI    |
| DJ <sub>4.25</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>3.75</sub>           | Total Jitter <sup>(2)(3)</sup>         | 3.75 Gb/s                | –     | –   | 0.30                | UI    |
| DJ <sub>3.75</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>3.2</sub>            | Total Jitter <sup>(2)(3)</sup>         | 3.20 Gb/s <sup>(4)</sup> | –     | –   | 0.2                 | UI    |
| DJ <sub>3.2</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.1                 | UI    |
| TJ <sub>3.2L</sub>           | Total Jitter <sup>(2)(3)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –     | –   | 0.32                | UI    |
| DJ <sub>3.2L</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.16                | UI    |
| TJ <sub>2.5</sub>            | Total Jitter <sup>(2)(3)</sup>         | 2.5 Gb/s <sup>(6)</sup>  | –     | –   | 0.20                | UI    |
| DJ <sub>2.5</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.08                | UI    |
| TJ <sub>1.25</sub>           | Total Jitter <sup>(2)(3)</sup>         | 1.25 Gb/s <sup>(7)</sup> | –     | –   | 0.15                | UI    |
| DJ <sub>1.25</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.06                | UI    |
| TJ <sub>500</sub>            | Total Jitter <sup>(2)(3)</sup>         | 500 Mb/s                 | –     | –   | 0.1                 | UI    |
| DJ <sub>500</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.03                | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
- Using PLL[0/1]\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- PLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- PLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- PLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- PLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 63: Configuration Switching Characteristics (Cont'd)

| Symbol                                         | Description                                                 | Speed Grade |            |            |            | Units    |
|------------------------------------------------|-------------------------------------------------------------|-------------|------------|------------|------------|----------|
|                                                |                                                             | 1.0V        |            |            | 0.9V       |          |
|                                                |                                                             | -3          | -2/-2L     | -1         | -2L        |          |
| Internal Configuration Access Port             |                                                             |             |            |            |            |          |
| F <sub>ICAPCK</sub>                            | Internal configuration access port (ICAPE2) clock frequency | 100.00      | 100.00     | 100.00     | 70.00      | MHz, Max |
| Master/Slave Serial Mode Programming Switching |                                                             |             |            |            |            |          |
| T <sub>DCCCK</sub> /T <sub>CCKD</sub>          | DIN setup/hold                                              | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>CCO</sub>                               | DOUT clock to out                                           | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| SelectMAP Mode Programming Switching           |                                                             |             |            |            |            |          |
| T <sub>SMDCCCK</sub> /T <sub>SMCCKD</sub>      | D[31:00] setup/hold                                         | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>     | CSI_B setup/hold                                            | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>       | RDWR_B setup/hold                                           | 10.00/0.00  | 10.00/0.00 | 10.00/0.00 | 12.00/0.00 | ns, Min  |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out (330 Ω pull-up resistor required)        | 7.00        | 7.00       | 7.00       | 8.00       | ns, Max  |
| T <sub>SMCO</sub>                              | D[31:00] clock to out in readback                           | 8.00        | 8.00       | 8.00       | 10.00      | ns, Max  |
| F <sub>RBCKCK</sub>                            | Readback frequency                                          | 100.00      | 100.00     | 100.00     | 70.00      | MHz, Max |
| Boundary-Scan Port Timing Specifications       |                                                             |             |            |            |            |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>       | TMS and TDI setup/hold                                      | 3.00/2.00   | 3.00/2.00  | 3.00/2.00  | 3.00/2.00  | ns, Min  |
| T <sub>TCKTDO</sub>                            | TCK falling edge to TDO output                              | 7.00        | 7.00       | 7.00       | 8.50       | ns, Max  |
| F <sub>TCK</sub>                               | TCK frequency                                               | 66.00       | 66.00      | 66.00      | 50.00      | MHz, Max |
| BPI Flash Master Mode Programming Switching    |                                                             |             |            |            |            |          |
| T <sub>BPICCO</sub> <sup>(2)</sup>             | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out  | 8.50        | 8.50       | 8.50       | 10.00      | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>       | D[15:00] setup/hold                                         | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| SPI Flash Master Mode Programming Switching    |                                                             |             |            |            |            |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>       | D[03:00] setup/hold                                         | 3.00/0.00   | 3.00/0.00  | 3.00/0.00  | 3.00/0.00  | ns, Min  |
| T <sub>SPICCM</sub>                            | MOSI clock to out                                           | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| T <sub>SPICCF</sub>                            | FCS_B clock to out                                          | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |

**Notes:**

- To support longer delays in configuration, use the design solutions described in [UG470: 7 Series FPGA Configuration User Guide](#).
- Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 64 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 64: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol   | Description                | Min | Typ | Max | Units |
|----------|----------------------------|-----|-----|-----|-------|
| $I_{FS}$ | $V_{CCAUX}$ supply current | —   | —   | 115 | mA    |
| $t_j$    | Temperature range          | 15  | —   | 125 | °C    |

**Notes:**

- The FPGA must not be configured during eFUSE programming.

## Revision History

The following table shows the revision history for this document:

| Date     | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 09/26/11 | 1.0     | Initial Xilinx release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11/07/11 | 1.1     | Revised the $V_{OCM}$ specification in <a href="#">Table 11</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.3 software v1.02 speed specification throughout document including <a href="#">Table 12</a> and <a href="#">Table 13</a> . Added $MMCM\_T_{FBDELAY}$ while adding $MMCM\_$ to the symbol names of a few specifications in <a href="#">Table 34</a> and PLL to the symbol names in <a href="#">Table 35</a> . In <a href="#">Table 36</a> through <a href="#">Table 43</a> , updated the pin-to-pin description with the SSTL15 standard. Updated units in <a href="#">Table 46</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 02/13/12 | 1.2     | Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade.<br>Updated summary description on <a href="#">page 1</a> . In <a href="#">Table 2</a> , revised $V_{CCO}$ for the 3.3V HR I/O banks and updated $T_j$ . Updated the notes in <a href="#">Table 5</a> . Added MGTAVCC and MGTAVTT power supply ramp times to <a href="#">Table 7</a> . Rearranged <a href="#">Table 8</a> , added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added <a href="#">Table 9</a> and <a href="#">Table 10</a> . Revised the specifications in <a href="#">Table 11</a> . Revised $V_{IN}$ in <a href="#">Table 47</a> . Updated the <a href="#">eFUSE Programming Conditions</a> section and removed the endurance table. Added the table. Revised $F_{TXIN}$ and $F_{RXIN}$ in <a href="#">Table 53</a> . Revised $I_{CCADC}$ and updated <a href="#">Note 1</a> in <a href="#">Table 62</a> . Revised DDR LVDS transmitter data width in <a href="#">Table 14</a> . Removed notes from <a href="#">Table 24</a> as they are no longer applicable. Updated specifications in <a href="#">Table 63</a> . Updated <a href="#">Note 1</a> in <a href="#">Table 33</a> . |
| 06/01/12 | 1.3     | Reorganized entire data sheet including adding <a href="#">Table 40</a> and <a href="#">Table 44</a> .<br>Updated $T_{SOL}$ in <a href="#">Table 1</a> . Updated $I_{BATT}$ and added $R_{IN\_TERM}$ to <a href="#">Table 3</a> . Updated <a href="#">Power-On/Off Power Supply Sequencing</a> section with regards to GTP transceivers. In <a href="#">Table 8</a> , updated many parameters including SSTL135 and SSTL135_R. Removed $V_{OX}$ column and added DIFF_HSUL_12 to <a href="#">Table 10</a> . Updated $V_{OL}$ in <a href="#">Table 11</a> . Updated <a href="#">Table 14</a> and removed notes 2 and 3. Updated <a href="#">Table 15</a> .<br>Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document.<br>In <a href="#">Table 27</a> , updated <a href="#">Reset Delays</a> section including <a href="#">Note 10</a> and <a href="#">Note 11</a> . In <a href="#">Table 53</a> , replaced $F_{TXOUT}$ with $F_{GLK}$ . Updated many of the XADC specifications in <a href="#">Table 62</a> and added <a href="#">Note 2</a> . Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from <a href="#">Table 63</a> to <a href="#">Table 34</a> and <a href="#">Table 35</a> .                                                                                  |

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.