



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                         |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                  |
| Number of LABs/CLBs            | 16825                                                                                                                                   |
| Number of Logic Elements/Cells | 215360                                                                                                                                  |
| Total RAM Bits                 | 13455360                                                                                                                                |
| Number of I/O                  | 285                                                                                                                                     |
| Number of Gates                | -                                                                                                                                       |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                           |
| Mounting Type                  | Surface Mount                                                                                                                           |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                      |
| Package / Case                 | 484-BBGA, FCBGA                                                                                                                         |
| Supplier Device Package        | 484-FCBGA (23x23)                                                                                                                       |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7a200t-2fb484i">https://www.e-xfl.com/product-detail/xilinx/xc7a200t-2fb484i</a> |

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

| Symbol             | Description                                                               | Min | Max  | Units |
|--------------------|---------------------------------------------------------------------------|-----|------|-------|
| <b>Temperature</b> |                                                                           |     |      |       |
| T <sub>STG</sub>   | Storage temperature (ambient)                                             | –65 | 150  | °C    |
| T <sub>SOL</sub>   | Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>   | –   | +220 | °C    |
|                    | Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup> | –   | +260 | °C    |
| T <sub>j</sub>     | Maximum junction temperature <sup>(6)</sup>                               | –   | +125 | °C    |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

| Symbol                                 | Description                                                                                          | Min   | Typ  | Max                     | Units |
|----------------------------------------|------------------------------------------------------------------------------------------------------|-------|------|-------------------------|-------|
| <b>FPGA Logic</b>                      |                                                                                                      |       |      |                         |       |
| V <sub>CCINT</sub>                     | Internal supply voltage                                                                              | 0.95  | 1.00 | 1.05                    | V     |
|                                        | For -2L (0.9V) devices: internal supply voltage                                                      | 0.87  | 0.90 | 0.93                    | V     |
| V <sub>CCAUX</sub>                     | Auxiliary supply voltage                                                                             | 1.71  | 1.80 | 1.89                    | V     |
| V <sub>CCBRAM</sub>                    | Block RAM supply voltage                                                                             | 0.95  | 1.00 | 1.05                    | V     |
| V <sub>CCO</sub> <sup>(3)(4)</sup>     | Supply voltage for 3.3V HR I/O banks                                                                 | 1.14  | –    | 3.465                   | V     |
| V <sub>IN</sub> <sup>(5)</sup>         | I/O input voltage                                                                                    | –0.20 | –    | V <sub>CCO</sub> + 0.20 | V     |
|                                        | I/O input voltage for V <sub>REF</sub> and differential I/O standards                                | –0.20 | –    | 2.625                   | V     |
| I <sub>IN</sub> <sup>(6)</sup>         | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode. | –     | –    | 10                      | mA    |
| V <sub>CCBATT</sub> <sup>(7)</sup>     | Battery voltage                                                                                      | 1.0   | –    | 1.89                    | V     |
| <b>GTP Transceiver</b>                 |                                                                                                      |       |      |                         |       |
| V <sub>MGTAVCC</sub> <sup>(8)(9)</sup> | Analog supply voltage for the GTP transmitter and receiver circuits                                  | 0.97  | 1.0  | 1.03                    | V     |
| V <sub>MGTAVTT</sub> <sup>(8)(9)</sup> | Analog supply voltage for the GTP transmitter and receiver termination circuits                      | 1.17  | 1.2  | 1.23                    | V     |
| <b>XADC</b>                            |                                                                                                      |       |      |                         |       |
| V <sub>CCADC</sub>                     | XADC supply relative to GNDADC                                                                       | 1.71  | 1.80 | 1.89                    | V     |
| V <sub>REFP</sub>                      | Externally supplied reference voltage                                                                | 1.20  | 1.25 | 1.30                    | V     |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol             | Description                                                                 | Min | Typ | Max | Units |
|--------------------|-----------------------------------------------------------------------------|-----|-----|-----|-------|
| <b>Temperature</b> |                                                                             |     |     |     |       |
| $T_j$              | Junction temperature operating range for commercial (C) temperature devices | 0   | –   | 85  | °C    |
|                    | Junction temperature operating range for extended (E) temperature devices   | 0   | –   | 100 | °C    |
|                    | Junction temperature operating range for industrial (I) temperature devices | –40 | –   | 100 | °C    |

**Notes:**

1. All voltages are relative to ground.
2. For the design of the power distribution system consult [UG483](#), 7 Series FPGAs PCB Design and Pin Planning Guide.
3. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
4. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5. The lower absolute voltage specification always applies.
6. A total of 200 mA per bank should not be exceeded.
7.  $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
8. Each voltage listed requires the filter circuit described in [UG482](#): 7 Series FPGAs GTP Transceiver User Guide.
9. Voltages are specified for the temperature range of  $T_j = 0^\circ\text{C}$  to  $+85^\circ\text{C}$ .

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol               | Description                                                                                                                                                                     | Min  | Typ <sup>(1)</sup> | Max | Units         |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------|-----|---------------|
| $V_{DRINT}$          | Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)                                                                                               | 0.75 | –                  | –   | V             |
| $V_{DRI}$            | Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)                                                                                               | 1.5  | –                  | –   | V             |
| $I_{REF}$            | $V_{REF}$ leakage current per pin                                                                                                                                               | –    | –                  | 15  | $\mu\text{A}$ |
| $I_L$                | Input or output leakage current per pin (sample-tested)                                                                                                                         | –    | –                  | 15  | $\mu\text{A}$ |
| $C_{IN}^{(2)}$       | Die input capacitance at the pad                                                                                                                                                | –    | –                  | 8   | pF            |
| $I_{RPU}$            | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 3.3\text{V}$                                                                                                    | 90   | –                  | 330 | $\mu\text{A}$ |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 2.5\text{V}$                                                                                                    | 68   | –                  | 250 | $\mu\text{A}$ |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.8\text{V}$                                                                                                    | 34   | –                  | 220 | $\mu\text{A}$ |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.5\text{V}$                                                                                                    | 23   | –                  | 150 | $\mu\text{A}$ |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.2\text{V}$                                                                                                    | 12   | –                  | 120 | $\mu\text{A}$ |
| $I_{RPD}$            | Pad pull-down (when selected) @ $V_{IN} = 3.3\text{V}$                                                                                                                          | 68   | –                  | 330 | $\mu\text{A}$ |
|                      | Pad pull-down (when selected) @ $V_{IN} = 1.8\text{V}$                                                                                                                          | 45   | –                  | 180 | $\mu\text{A}$ |
| $I_{CCADC}$          | Analog supply current, analog circuits in powered up state                                                                                                                      | –    | –                  | 25  | mA            |
| $I_{BATT}^{(3)}$     | Battery supply current                                                                                                                                                          | –    | –                  | 150 | nA            |
| $R_{IN\_TERM}^{(4)}$ | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), and industrial (I), and extended (E) temperature devices | 28   | 40                 | 55  | $\Omega$      |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), and industrial (I), and extended (E) temperature devices | 35   | 50                 | 65  | $\Omega$      |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), and industrial (I), and extended (E) temperature devices | 44   | 60                 | 83  | $\Omega$      |

## Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$  and  $V_{CCO}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

For  $V_{CCO}$  voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between  $V_{CCO}$  and  $V_{CCAUX}$  must not exceed 2.625V for longer than  $T_{VCCO2VCCAUX}$  for each power-on/off cycle to maintain device reliability levels.
- The  $T_{VCCO2VCCAUX}$  time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

- When  $V_{MGTAVTT}$  is powered before  $V_{MGTAVCC}$  and  $V_{MGTAVTT} - V_{MGTAVCC} > 150$  mV and  $V_{MGTAVCC} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 460 mA per transceiver during  $V_{MGTAVCC}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{MGTAVCC}$  (ramp time from GND to 90% of  $V_{MGTAVCC}$ ). The reverse is true for power-down.
- When  $V_{MGTAVTT}$  is powered before  $V_{CCINT}$  and  $V_{MGTAVTT} - V_{CCINT} > 150$  mV and  $V_{CCINT} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 50 mA per transceiver during  $V_{CCINT}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{VCCINT}$  (ramp time from GND to 90% of  $V_{CCINT}$ ). The reverse is true for power-down.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 12](#) correlates the current status of each Artix-7 device on a per speed grade basis.

**Table 12: Artix-7 Device Speed Grade Designations**

| Device   | Speed Grade Designations |             |                        |
|----------|--------------------------|-------------|------------------------|
|          | Advance                  | Preliminary | Production             |
| XC7A100T | -2L (0.9V)               |             | -3, -2, -2L (1.0V), -1 |
| XC7A200T | -2L (0.9V)               |             | -3, -2, -2L (1.0V), -1 |

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 13](#) lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 13: Artix-7 Device Production Software and Speed Specification Release**

| Device   | Speed Grade                                                       |        |      |
|----------|-------------------------------------------------------------------|--------|------|
|          | 1.0V                                                              |        | 0.9V |
|          | -3                                                                | -2/-2L | -1   |
| XC7A100T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 |        | -2L  |
| XC7A200T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 |        |      |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard     | T <sub>IOPI</sub> |        |      |      | T <sub>IOOP</sub> |        |      |      | T <sub>IOTP</sub> |        |      |      | Units |
|------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|
|                  | Speed Grade       |        |      |      | Speed Grade       |        |      |      | Speed Grade       |        |      |      |       |
|                  | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V |       |
|                  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  |       |
| LVC MOS15_F4     | 0.77              | 0.86   | 0.93 | 0.98 | 1.85              | 1.97   | 2.23 | 2.27 | 2.42              | 2.63   | 3.06 | 2.92 | ns    |
| LVC MOS15_F8     | 0.77              | 0.86   | 0.93 | 0.98 | 1.60              | 1.72   | 1.98 | 2.21 | 2.17              | 2.38   | 2.81 | 2.86 | ns    |
| LVC MOS15_F12    | 0.77              | 0.86   | 0.93 | 0.98 | 1.35              | 1.47   | 1.73 | 1.96 | 1.92              | 2.13   | 2.56 | 2.61 | ns    |
| LVC MOS15_F16    | 0.77              | 0.86   | 0.93 | 0.98 | 1.34              | 1.46   | 1.71 | 1.94 | 1.90              | 2.12   | 2.54 | 2.59 | ns    |
| LVC MOS12_S4     | 0.87              | 0.95   | 1.02 | 1.08 | 2.57              | 2.69   | 2.95 | 3.18 | 3.14              | 3.35   | 3.78 | 3.83 | ns    |
| LVC MOS12_S8     | 0.87              | 0.95   | 1.02 | 1.08 | 2.09              | 2.21   | 2.46 | 2.69 | 2.65              | 2.87   | 3.29 | 3.34 | ns    |
| LVC MOS12_S12    | 0.87              | 0.95   | 1.02 | 1.08 | 1.79              | 1.91   | 2.17 | 2.40 | 2.36              | 2.57   | 2.99 | 3.05 | ns    |
| LVC MOS12_F4     | 0.87              | 0.95   | 1.02 | 1.08 | 1.98              | 2.10   | 2.35 | 2.58 | 2.54              | 2.76   | 3.18 | 3.23 | ns    |
| LVC MOS12_F8     | 0.87              | 0.95   | 1.02 | 1.08 | 1.54              | 1.66   | 1.92 | 2.15 | 2.11              | 2.32   | 2.75 | 2.80 | ns    |
| LVC MOS12_F12    | 0.87              | 0.95   | 1.02 | 1.08 | 1.38              | 1.51   | 1.76 | 1.97 | 1.95              | 2.16   | 2.59 | 2.62 | ns    |
| SSTL135_S        | 0.67              | 0.75   | 0.82 | 0.87 | 1.35              | 1.47   | 1.73 | 1.93 | 1.92              | 2.13   | 2.56 | 2.58 | ns    |
| SSTL15_S         | 0.60              | 0.68   | 0.75 | 0.80 | 1.30              | 1.43   | 1.68 | 1.88 | 1.87              | 2.09   | 2.51 | 2.53 | ns    |
| SSTL18_I_S       | 0.67              | 0.75   | 0.82 | 0.87 | 1.67              | 1.79   | 2.04 | 2.24 | 2.23              | 2.45   | 2.87 | 2.89 | ns    |
| SSTL18_II_S      | 0.67              | 0.75   | 0.82 | 0.87 | 1.31              | 1.43   | 1.68 | 1.91 | 1.87              | 2.09   | 2.51 | 2.56 | ns    |
| DIFF_SSTL135_S   | 0.68              | 0.76   | 0.83 | 0.87 | 1.35              | 1.47   | 1.73 | 1.93 | 1.92              | 2.13   | 2.56 | 2.58 | ns    |
| DIFF_SSTL15_S    | 0.68              | 0.76   | 0.83 | 0.87 | 1.30              | 1.43   | 1.68 | 1.88 | 1.87              | 2.09   | 2.51 | 2.53 | ns    |
| DIFF_SSTL18_I_S  | 0.71              | 0.79   | 0.86 | 0.87 | 1.68              | 1.80   | 2.06 | 2.24 | 2.25              | 2.46   | 2.89 | 2.89 | ns    |
| DIFF_SSTL18_II_S | 0.71              | 0.79   | 0.86 | 0.87 | 1.38              | 1.51   | 1.76 | 1.94 | 1.95              | 2.17   | 2.59 | 2.59 | ns    |
| SSTL135_F        | 0.67              | 0.75   | 0.82 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| SSTL15_F         | 0.60              | 0.68   | 0.75 | 0.80 | 1.07              | 1.19   | 1.45 | 1.68 | 1.64              | 1.85   | 2.28 | 2.33 | ns    |
| SSTL18_I_F       | 0.67              | 0.75   | 0.82 | 0.87 | 1.12              | 1.24   | 1.49 | 1.72 | 1.69              | 1.90   | 2.32 | 2.37 | ns    |
| SSTL18_II_F      | 0.67              | 0.75   | 0.82 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| DIFF_SSTL135_F   | 0.68              | 0.76   | 0.83 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| DIFF_SSTL15_F    | 0.68              | 0.76   | 0.83 | 0.87 | 1.07              | 1.19   | 1.45 | 1.68 | 1.64              | 1.85   | 2.28 | 2.33 | ns    |
| DIFF_SSTL18_I_F  | 0.71              | 0.79   | 0.86 | 0.87 | 1.23              | 1.35   | 1.60 | 1.80 | 1.79              | 2.01   | 2.43 | 2.45 | ns    |
| DIFF_SSTL18_II_F | 0.71              | 0.79   | 0.86 | 0.87 | 1.21              | 1.33   | 1.59 | 1.79 | 1.78              | 1.99   | 2.42 | 2.44 | ns    |

Table 17 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 17: IOB 3-state Output Switching Characteristics

| Symbol                     | Description                                    | Speed Grade |        |      |      | Units |
|----------------------------|------------------------------------------------|-------------|--------|------|------|-------|
|                            |                                                | 1.0V        |        |      | 0.9V |       |
|                            |                                                | -3          | -2/-2L | -1   | -2L  |       |
| T <sub>IOTPHZ</sub>        | T input to pad high-impedance                  | 2.06        | 2.19   | 2.37 | 2.19 | ns    |
| T <sub>IOIBUFDISABLE</sub> | IBUF turn-on time from IBUFDISABLE to O output | 2.11        | 2.30   | 2.60 | 2.30 | ns    |

## Input/Output Logic Switching Characteristics

Table 18: ILOGIC Switching Characteristics

| Symbol                                   | Description                                                  | Speed Grade |           |           |            | Units   |
|------------------------------------------|--------------------------------------------------------------|-------------|-----------|-----------|------------|---------|
|                                          |                                                              | 1.0V        |           |           | 0.9V       |         |
|                                          |                                                              | -3          | -2/-2L    | -1        | -2L        |         |
| Setup/Hold                               |                                                              |             |           |           |            |         |
| T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub> | CE1 pin setup/hold with respect to CLK                       | 0.48/0.02   | 0.54/0.02 | 0.76/0.02 | 0.40/−0.07 | ns      |
| T <sub>ISRCK</sub> /T <sub>ICKSR</sub>   | SR pin setup/hold with respect to CLK                        | 0.60/0.01   | 0.70/0.01 | 1.13/0.01 | 0.88/−0.35 | ns      |
| T <sub>IDOCK</sub> /T <sub>IOCKD</sub>   | D pin setup/hold with respect to CLK without Delay           | 0.01/0.27   | 0.01/0.29 | 0.01/0.33 | 0.01/0.33  | ns      |
| T <sub>IDOCKD</sub> /T <sub>IOCKDD</sub> | DDLY pin setup/hold with respect to CLK (using IDELAY)       | 0.02/0.27   | 0.02/0.29 | 0.02/0.33 | 0.01/0.33  | ns      |
| Combinatorial                            |                                                              |             |           |           |            |         |
| T <sub>IDI</sub>                         | D pin to O pin propagation delay, no Delay                   | 0.11        | 0.11      | 0.13      | 0.14       | ns      |
| T <sub>IDID</sub>                        | DDLY pin to O pin propagation delay (using IDELAY)           | 0.11        | 0.12      | 0.14      | 0.15       | ns      |
| Sequential Delays                        |                                                              |             |           |           |            |         |
| T <sub>IDLO</sub>                        | D pin to Q1 pin using flip-flop as a latch without Delay     | 0.41        | 0.44      | 0.51      | 0.54       | ns      |
| T <sub>IDLOD</sub>                       | DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) | 0.41        | 0.44      | 0.51      | 0.55       | ns      |
| T <sub>ICKQ</sub>                        | CLK to Q outputs                                             | 0.53        | 0.57      | 0.66      | 0.71       | ns      |
| T <sub>RQ_ILOGIC</sub>                   | SR pin to OQ/TQ out                                          | 0.96        | 1.08      | 1.32      | 1.32       | ns      |
| T <sub>GSRQ_ILOGIC</sub>                 | Global set/reset to Q outputs                                | 7.60        | 7.60      | 10.51     | 11.39      | ns      |
| Set/Reset                                |                                                              |             |           |           |            |         |
| T <sub>RPW_ILOGIC</sub>                  | Minimum pulse width, SR inputs                               | 0.61        | 0.72      | 0.72      | 0.68       | ns, Min |

Table 19: OLOGIC Switching Characteristics

| Symbol                                   | Description                               | Speed Grade |            |            |            | Units   |
|------------------------------------------|-------------------------------------------|-------------|------------|------------|------------|---------|
|                                          |                                           | 1.0V        |            |            | 0.9V       |         |
|                                          |                                           | -3          | -2/-2L     | -1         | -2L        |         |
| Setup/Hold                               |                                           |             |            |            |            |         |
| T <sub>ODCK</sub> /T <sub>OCKD</sub>     | D1/D2 pins setup/hold with respect to CLK | 0.67/−0.11  | 0.71/−0.11 | 0.84/−0.11 | 0.60/−0.18 | ns      |
| T <sub>OOCECK</sub> /T <sub>OCKOCE</sub> | OCE pin setup/hold with respect to CLK    | 0.32/0.58   | 0.34/0.58  | 0.51/0.58  | 0.21/−0.10 | ns      |
| T <sub>OSRCK</sub> /T <sub>OCKSR</sub>   | SR pin setup/hold with respect to CLK     | 0.37/0.21   | 0.44/0.21  | 0.80/0.21  | 0.62/−0.25 | ns      |
| T <sub>OTCK</sub> /T <sub>OCKT</sub>     | T1/T2 pins setup/hold with respect to CLK | 0.69/−0.14  | 0.73/−0.14 | 0.89/−0.14 | 0.60/−0.18 | ns      |
| T <sub>OTCECK</sub> /T <sub>OCKTCE</sub> | TCE pin setup/hold with respect to CLK    | 0.32/0.01   | 0.34/0.01  | 0.51/0.01  | 0.22/−0.10 | ns      |
| Combinatorial                            |                                           |             |            |            |            |         |
| T <sub>ODQ</sub>                         | D1 to OQ out or T1 to TQ out              | 0.83        | 0.96       | 1.16       | 1.36       | ns      |
| Sequential Delays                        |                                           |             |            |            |            |         |
| T <sub>OCKQ</sub>                        | CLK to OQ/TQ out                          | 0.47        | 0.49       | 0.56       | 0.63       | ns      |
| T <sub>RQ_OLOGIC</sub>                   | SR pin to OQ/TQ out                       | 0.72        | 0.80       | 0.95       | 1.12       | ns      |
| T <sub>GSRQ_OLOGIC</sub>                 | Global set/reset to Q outputs             | 7.60        | 7.60       | 10.51      | 11.39      | ns      |
| Set/Reset                                |                                           |             |            |            |            |         |
| T <sub>RPW_OLOGIC</sub>                  | Minimum pulse width, SR inputs            | 0.64        | 0.74       | 0.74       | 0.68       | ns, Min |

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol                              | Description                                                                                                                              | Speed Grade |            |            |            | Units   |
|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|-------------|------------|------------|------------|---------|
|                                     |                                                                                                                                          | 1.0V        |            |            | 0.9V       |         |
|                                     |                                                                                                                                          | -3          | -2/-2L     | -1         | -2L        |         |
| $T_{RCKK\_RSTRAM}/T_{RCKC\_RSTRAM}$ | Synchronous RSTRAM input                                                                                                                 | 0.32/0.42   | 0.34/0.43  | 0.36/0.46  | 0.40/0.47  | ns, Min |
| $T_{RCKK\_WEA}/T_{RCKC\_WEA}$       | Write enable (WE) input (block RAM only)                                                                                                 | 0.44/0.18   | 0.48/0.19  | 0.54/0.20  | 0.64/0.23  | ns, Min |
| $T_{RCKK\_WREN}/T_{RCKC\_WREN}$     | WREN FIFO inputs                                                                                                                         | 0.46/0.30   | 0.46/0.35  | 0.47/0.43  | 0.77/0.44  | ns, Min |
| $T_{RCKK\_RDEN}/T_{RCKC\_RDEN}$     | RDEN FIFO inputs                                                                                                                         | 0.42/0.30   | 0.43/0.35  | 0.43/0.43  | 0.71/0.44  | ns, Min |
| <b>Reset Delays</b>                 |                                                                                                                                          |             |            |            |            |         |
| $T_{RCO\_FLAGS}$                    | Reset RST to FIFO flags/pointers <sup>(10)</sup>                                                                                         | 0.90        | 0.98       | 1.10       | 1.25       | ns, Max |
| $T_{RREC\_RST}/T_{RREM\_RST}$       | FIFO reset recovery and removal timing <sup>(11)</sup>                                                                                   | 1.87/–0.81  | 2.07/–0.81 | 2.37/–0.81 | 2.44/–0.71 | ns, Max |
| <b>Maximum Frequency</b>            |                                                                                                                                          |             |            |            |            |         |
| $F_{MAX\_BRAM\_WF\_NC}$             | Block RAM (write first and no change modes) when not in SDP RF mode                                                                      | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_BRAM\_RF\_PERFORMANCE}$    | Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B                            | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_BRAM\_RF\_DELAYED\_WRITE}$ | Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses   | 447.63      | 404.53     | 339.67     | 268.96     | MHz     |
| $F_{MAX\_CAS\_WF\_NC}$              | Block RAM cascade (write first, no change mode) when cascade but not in RF mode                                                          | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| $F_{MAX\_CAS\_RF\_PERFORMANCE}$     | Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| $F_{MAX\_CAS\_RF\_DELAYED\_WRITE}$  | When in cascade RF mode and there is a possibility of address overlap between port A and port B                                          | 405.35      | 362.19     | 297.35     | 226.60     | MHz     |
| $F_{MAX\_FIFO}$                     | FIFO in all modes without ECC                                                                                                            | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_ECC}$                      | Block RAM and FIFO in ECC configuration                                                                                                  | 410.34      | 365.10     | 297.53     | 215.38     | MHz     |

**Notes:**

- TRACE will report all of these parameters as  $T_{RCKO\_DO}$ .
- $T_{RCKO\_DOR}$  includes  $T_{RCKO\_DOW}$ ,  $T_{RCKO\_DOPR}$ , and  $T_{RCKO\_DOPW}$  as well as the B port equivalent timing parameters.
- These parameters also apply to synchronous FIFO with  $DO\_REG = 0$ .
- $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
- These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $DO\_REG = 1$ .
- $T_{RCKO\_FLAGS}$  includes the following parameters:  $T_{RCKO\_AEMPTY}$ ,  $T_{RCKO\_AFULL}$ ,  $T_{RCKO\_EMPTY}$ ,  $T_{RCKO\_FULL}$ ,  $T_{RCKO\_RDERR}$ ,  $T_{RCKO\_WRERR}$ .
- $T_{RCKO\_POINTERS}$  includes both  $T_{RCKO\_RDCOUNT}$  and  $T_{RCKO\_WRCOUNT}$ .
- The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- These parameters include both A and B inputs as well as the parity inputs of A and B.
- $T_{RCO\_FLAGS}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

## DSP48E1 Switching Characteristics

Table 28: DSP48E1 Switching Characteristics

| Symbol                                                                                   | Description                                         | Speed Grade    |                |                |                | Units |
|------------------------------------------------------------------------------------------|-----------------------------------------------------|----------------|----------------|----------------|----------------|-------|
|                                                                                          |                                                     | 1.0V           |                |                | 0.9V           |       |
|                                                                                          |                                                     | -3             | -2/-2L         | -1             | -2L            |       |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock                    |                                                     |                |                |                |                |       |
| T <sub>DSPDCK_A_AREG</sub> / T <sub>DSPCKD_A_AREG</sub>                                  | A input to A register CLK                           | 0.26/<br>0.12  | 0.30/<br>0.13  | 0.37/<br>0.14  | 0.45/<br>0.14  | ns    |
| T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>                                   | B input to B register CLK                           | 0.33/<br>0.15  | 0.38/<br>0.16  | 0.45/<br>0.18  | 0.60/<br>0.19  | ns    |
| T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>                                   | C input to C register CLK                           | 0.17/<br>0.17  | 0.20/<br>0.19  | 0.24/<br>0.21  | 0.34/<br>0.29  | ns    |
| T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>                                   | D input to D register CLK                           | 0.25/<br>0.25  | 0.32/<br>0.27  | 0.42/<br>0.27  | 0.54/<br>0.23  | ns    |
| T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>                             | ACIN input to A register CLK                        | 0.23/<br>0.12  | 0.27/<br>0.13  | 0.32/<br>0.14  | 0.36/<br>0.14  | ns    |
| T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>                             | BCIN input to B register CLK                        | 0.25/<br>0.15  | 0.29/<br>0.16  | 0.36/<br>0.18  | 0.41/<br>0.19  | ns    |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock                         |                                                     |                |                |                |                |       |
| T <sub>DSPDCK_{A, B}_MREG_MULT</sub> /<br>T <sub>DSPCKD_B_MREG_MULT</sub>                | {A, B} input to M register CLK using multiplier     | 2.40/<br>−0.01 | 2.76/<br>−0.01 | 3.29/<br>−0.01 | 4.31/<br>−0.07 | ns    |
| T <sub>DSPDCK_{A, B}_ADREG</sub> / T <sub>DSPCKD_D_ADREG</sub>                           | {A, D} input to AD register CLK                     | 1.29/<br>−0.02 | 1.48/<br>−0.02 | 1.76/<br>−0.02 | 2.29/<br>−0.27 | ns    |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock                   |                                                     |                |                |                |                |       |
| T <sub>DSPDCK_{A, B}_PREG_MULT</sub> /<br>T <sub>DSPCKD_{A, B}_PREG_MULT</sub>           | {A, B} input to P register CLK using multiplier     | 4.02/<br>−0.28 | 4.60/<br>−0.28 | 5.48/<br>−0.28 | 6.95/<br>−0.48 | ns    |
| T <sub>DSPDCK_D_PREG_MULT</sub> /<br>T <sub>DSPCKD_D_PREG_MULT</sub>                     | D input to P register CLK using multiplier          | 3.93/<br>−0.73 | 4.50/<br>−0.73 | 5.35/<br>−0.73 | 6.73/<br>−1.68 | ns    |
| T <sub>DSPDCK_{A, B}_PREG</sub> /<br>T <sub>DSPCKD_{A, B}_PREG</sub>                     | A or B input to P register CLK not using multiplier | 1.73/<br>−0.28 | 1.98/<br>−0.28 | 2.35/<br>−0.28 | 2.80/<br>−0.48 | ns    |
| T <sub>DSPDCK_C_PREG</sub> /<br>T <sub>DSPCKD_C_PREG</sub>                               | C input to P register CLK not using multiplier      | 1.54/<br>−0.26 | 1.76/<br>−0.26 | 2.10/<br>−0.26 | 2.54/<br>−0.45 | ns    |
| T <sub>DSPDCK_PCIN_PREG</sub> /<br>T <sub>DSPCKD_PCIN_PREG</sub>                         | PCIN input to P register CLK                        | 1.32/<br>−0.15 | 1.51/<br>−0.15 | 1.80/<br>−0.15 | 2.13/<br>−0.25 | ns    |
| Setup and Hold Times of the CE Pins                                                      |                                                     |                |                |                |                |       |
| T <sub>DSPDCK_{CEA;CEB}_{AREG;BREG}</sub> /<br>T <sub>DSPCKD_{CEA;CEB}_{AREG;BREG}</sub> | {CEA; CEB} input to {A; B} register CLK             | 0.35/<br>0.06  | 0.42/<br>0.08  | 0.52/<br>0.11  | 0.64/<br>0.11  | ns    |
| T <sub>DSPDCK_CEC_CREG</sub> / T <sub>DSPCKD_CEC_CREG</sub>                              | CEC input to C register CLK                         | 0.28/<br>0.10  | 0.34/<br>0.11  | 0.42/<br>0.13  | 0.49/<br>0.16  | ns    |
| T <sub>DSPDCK_CED_DREG</sub> / T <sub>DSPCKD_CED_DREG</sub>                              | CED input to D register CLK                         | 0.36/<br>−0.03 | 0.43/<br>−0.03 | 0.52/<br>−0.03 | 0.68/<br>0.14  | ns    |
| T <sub>DSPDCK_CEM_MREG</sub> / T <sub>DSPCKD_CEM_MREG</sub>                              | CEM input to M register CLK                         | 0.17/<br>0.18  | 0.21/<br>0.20  | 0.27/<br>0.23  | 0.45/<br>0.29  | ns    |
| T <sub>DSPDCK_CEP_PREG</sub> / T <sub>DSPCKD_CEP_PREG</sub>                              | CEP input to P register CLK                         | 0.36/<br>0.01  | 0.43/<br>0.01  | 0.53/<br>0.01  | 0.63/<br>0.00  | ns    |

Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                                    | Description                    | Speed Grade |           |           |           | Units |
|-------------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
|                                           |                                | 1.0V        |           |           | 0.9V      |       |
|                                           |                                | -3          | -2/-2L    | -1        | -2L       |       |
| $T_{\text{BHCKO\_O}}$                     | BUFH delay from I to O         | 0.10        | 0.11      | 0.13      | 0.16      | ns    |
| $T_{\text{BHCK\_CE}}/T_{\text{BHCK\_CE}}$ | CE pin setup and hold          | 0.19/0.13   | 0.22/0.15 | 0.28/0.21 | 0.35/0.08 | ns    |
| <b>Maximum Frequency</b>                  |                                |             |           |           |           |       |
| $F_{\text{MAX\_BUFH}}$                    | Horizontal clock buffer (BUFH) | 628.00      | 628.00    | 464.00    | 394.00    | MHz   |

Table 33: Duty Cycle Distortion and Clock-Tree Skew

| Symbol                  | Description                                            | Device   | Speed Grade |        |      |      | Units |
|-------------------------|--------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                         |                                                        |          | 1.0V        |        |      | 0.9V |       |
|                         |                                                        |          | -3          | -2/-2L | -1   | -2L  |       |
| $T_{\text{DCD\_CLK}}$   | Global clock tree duty-cycle distortion <sup>(1)</sup> | All      | 0.20        | 0.20   | 0.20 | 0.25 | ns    |
| $T_{\text{CKSKEW}}$     | Global clock tree skew <sup>(2)</sup>                  | XC7A100T | 0.27        | 0.33   | 0.36 | 0.48 | ns    |
|                         |                                                        | XC7A200T | 0.40        | 0.48   | 0.54 | 0.69 | ns    |
| $T_{\text{DCD\_BUFIO}}$ | I/O clock tree duty cycle distortion                   | All      | 0.14        | 0.14   | 0.14 | 0.14 | ns    |
| $T_{\text{BUFIOSKEW}}$  | I/O clock tree skew across one clock region            | All      | 0.03        | 0.03   | 0.03 | 0.03 | ns    |
| $T_{\text{DCD\_BUFR}}$  | Regional clock tree duty cycle distortion              | All      | 0.18        | 0.18   | 0.18 | 0.18 | ns    |

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The  $T_{\text{CKSKEW}}$  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

**MMCM Switching Characteristics**

Table 34: MMCM Specification

| Symbol                               | Description                                 | Speed Grade                             |         |         |         | Units |
|--------------------------------------|---------------------------------------------|-----------------------------------------|---------|---------|---------|-------|
|                                      |                                             | 1.0V                                    |         |         | 0.9V    |       |
|                                      |                                             | -3                                      | -2/-2L  | -1      | -2L     |       |
| $\text{MMCM\_F}_{\text{INMAX}}$      | Maximum input clock frequency               | 800.00                                  | 800.00  | 800.00  | 800.00  | MHz   |
| $\text{MMCM\_F}_{\text{INMIN}}$      | Minimum input clock frequency               | 10.00                                   | 10.00   | 10.00   | 10.00   | MHz   |
| $\text{MMCM\_F}_{\text{INJITTER}}$   | Maximum input clock period jitter           | < 20% of clock input period or 1 ns Max |         |         |         |       |
| $\text{MMCM\_F}_{\text{INDUTY}}$     | Allowable input duty cycle: 10—49 MHz       | 25                                      | 25      | 25      | 25      | %     |
|                                      | Allowable input duty cycle: 50—199 MHz      | 30                                      | 30      | 30      | 30      | %     |
|                                      | Allowable input duty cycle: 200—399 MHz     | 35                                      | 35      | 35      | 35      | %     |
|                                      | Allowable input duty cycle: 400—499 MHz     | 40                                      | 40      | 40      | 40      | %     |
|                                      | Allowable input duty cycle: >500 MHz        | 45                                      | 45      | 45      | 45      | %     |
| $\text{MMCM\_F}_{\text{MIN\_PSCLK}}$ | Minimum dynamic phase-shift clock frequency | 0.01                                    | 0.01    | 0.01    | 0.01    | MHz   |
| $\text{MMCM\_F}_{\text{MAX\_PSCLK}}$ | Maximum dynamic phase-shift clock frequency | 550.00                                  | 500.00  | 450.00  | 450.00  | MHz   |
| $\text{MMCM\_F}_{\text{VCOMIN}}$     | Minimum MMCM VCO frequency                  | 600.00                                  | 600.00  | 600.00  | 600.00  | MHz   |
| $\text{MMCM\_F}_{\text{VCOMAX}}$     | Maximum MMCM VCO frequency                  | 1600.00                                 | 1440.00 | 1200.00 | 1200.00 | MHz   |

## Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)**

| Symbol                                                                                                            | Description                                                                     | Device   | Speed Grade |        |      |      | Units |
|-------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                                   |                                                                                 |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                                   |                                                                                 |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |                                                                                 |          |             |        |      |      |       |
| T <sub>ICKOF</sub>                                                                                                | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region) | XC7A100T | 5.14        | 5.74   | 6.72 | 7.64 | ns    |
|                                                                                                                   |                                                                                 | XC7A200T | 5.47        | 6.11   | 7.16 | 8.10 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)**

| Symbol                                                                                                            | Description                                                                    | Device   | Speed Grade |        |      |      | Units |
|-------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                                   |                                                                                |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                                   |                                                                                |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |                                                                                |          |             |        |      |      |       |
| T <sub>ICKOFFAR</sub>                                                                                             | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region) | XC7A100T | 5.38        | 6.01   | 7.02 | 7.96 | ns    |
|                                                                                                                   |                                                                                | XC7A200T | 6.17        | 6.89   | 8.05 | 9.05 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 38: Clock-Capable Clock Input to Output Delay With MMCM**

| Symbol                                                                                                     | Description                                          | Device   | Speed Grade |        |      |      | Units |
|------------------------------------------------------------------------------------------------------------|------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                            |                                                      |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                            |                                                      |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. |                                                      |          |             |        |      |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7A100T | 0.89        | 0.94   | 0.96 | 1.81 | ns    |
|                                                                                                            |                                                      | XC7A200T | 0.90        | 0.97   | 1.01 | 1.86 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 39: Clock-Capable Clock Input to Output Delay With PLL

| Symbol                                                                                                    | Description                                         | Device   | Speed Grade |        |      |      | Units |
|-----------------------------------------------------------------------------------------------------------|-----------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                           |                                                     |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                           |                                                     |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL. |                                                     |          |             |        |      |      |       |
| T <sub>ICKOFFLLCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> PLL | XC7A100T | 0.70        | 0.70   | 0.70 | 1.41 | ns    |
|                                                                                                           |                                                     | XC7A200T | 0.69        | 0.69   | 0.69 | 1.47 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 40: Pin-to-Pin, Clock-to-Out using BUFIO

| Symbol                                                                                               | Description               | Speed Grade |        |      |      | Units |
|------------------------------------------------------------------------------------------------------|---------------------------|-------------|--------|------|------|-------|
|                                                                                                      |                           | 1.0V        |        |      | 0.9V |       |
|                                                                                                      |                           | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFIO. |                           |             |        |      |      |       |
| T <sub>ICKOFCS</sub>                                                                                 | Clock to out of I/O clock | 5.01        | 5.61   | 6.64 | 7.34 | ns    |

## GTP Transceiver Specifications

### GTP Transceiver DC Input and Output Levels

Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 47: GTP Transceiver DC Specifications

| Symbol               | DC Parameter                                                                   | Conditions                                         | Min                          | Typ               | Max           | Units |
|----------------------|--------------------------------------------------------------------------------|----------------------------------------------------|------------------------------|-------------------|---------------|-------|
| DV <sub>PPOUT</sub>  | Differential peak-to-peak output voltage <sup>(1)</sup>                        | Transmitter output swing is set to maximum setting | –                            | –                 | 1000          | mV    |
| V <sub>CMOUTDC</sub> | DC common mode output voltage                                                  | Equation based                                     | $V_{MGTAVTT} - DV_{PPOUT}/4$ |                   |               | mV    |
| R <sub>OUT</sub>     | Differential output resistance                                                 |                                                    | –                            | 100               | –             | Ω     |
| V <sub>CMOUTAC</sub> | Common mode output voltage: AC coupled                                         |                                                    | $1/2 V_{MGTAVTT}$            |                   |               | mV    |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages) |                                                    | –                            | –                 | 10            | ps    |
|                      | Transmitter output pair (TXP and TXN) intra-pair skew (FGG, FTG, CSG packages) |                                                    | –                            | –                 | 12            | ps    |
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage                                        | External AC coupled                                | 150                          | –                 | 2000          | mV    |
| V <sub>IN</sub>      | Absolute input voltage                                                         | DC coupled $V_{MGTAVTT} = 1.2V$                    | –200                         | –                 | $V_{MGTAVTT}$ | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage                                                      | DC coupled $V_{MGTAVTT} = 1.2V$                    | –                            | $2/3 V_{MGTAVTT}$ | –             | mV    |
| R <sub>IN</sub>      | Differential input resistance                                                  |                                                    | –                            | 100               | –             | Ω     |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>(2)</sup>                      |                                                    | –                            | 100               | –             | nF    |

#### Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

| Symbol             | DC Parameter                            | Min | Typ | Max  | Units |
|--------------------|-----------------------------------------|-----|-----|------|-------|
| V <sub>IDIFF</sub> | Differential peak-to-peak input voltage | 350 | –   | 2000 | mV    |
| R <sub>IN</sub>    | Differential input resistance           | –   | 100 | –    | Ω     |
| C <sub>EXT</sub>   | Required external AC coupling capacitor | –   | 100 | –    | nF    |

## GTP Transceiver Switching Characteristics

Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further information.

Table 49: GTP Transceiver Performance

| Symbol                    | Description                         | Output<br>Divider | Speed Grade       |                   |                   |                   |                   |                   |                   |                   | Units |
|---------------------------|-------------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
|                           |                                     |                   | 1.0V              |                   |                   |                   |                   |                   | 0.9V              |                   |       |
|                           |                                     |                   | -3                |                   | -2/-2L            |                   | -1                |                   | -2L               |                   |       |
|                           |                                     |                   | Package Type      |                   |                   |                   |                   |                   |                   |                   |       |
|                           |                                     |                   | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG | FFG<br>FBG<br>SBG | FGG<br>FTG<br>CSG |       |
| F <sub>GTPMAX</sub>       | Maximum GTP transceiver data rate   |                   | 6.6               | 5.4               | 6.6               | 5.4               | 3.75              | 3.75              | 3.75              | 3.75              | Gb/s  |
| F <sub>GTPMIN</sub>       | Minimum GTP transceiver data rate   |                   | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | 0.500             | Gb/s  |
| F <sub>GTPRANGE</sub>     | PLL line rate range                 | 1                 | 3.2–6.6           |                   | 3.2–6.6           |                   | 3.2–3.75          |                   | 3.2–3.75          |                   | Gb/s  |
|                           |                                     | 2                 | 1.6–3.3           |                   | 1.6–3.3           |                   | 1.6–3.2           |                   | 1.6–3.2           |                   | Gb/s  |
|                           |                                     | 4                 | 0.8–1.65          |                   | 0.8–1.65          |                   | 0.8–1.6           |                   | 0.8–1.6           |                   | Gb/s  |
|                           |                                     | 8                 | 0.5–0.825         |                   | 0.5–0.825         |                   | 0.5–0.8           |                   | 0.5–0.8           |                   | Gb/s  |
| F <sub>GTPPLL</sub> RANGE | GTP transceiver PLL frequency range |                   | 1.6–3.3           |                   | 1.6–3.3           |                   | 1.6–3.3           |                   | 1.6–3.3           |                   | GHz   |

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                 | Speed Grade |        |     |      | Units |
|------------------------|-----------------------------|-------------|--------|-----|------|-------|
|                        |                             | 1.0V        |        |     | 0.9V |       |
|                        |                             | -3          | -2/-2L | -1  | -2L  |       |
| F <sub>GTPDRPCLK</sub> | GTPDRPCLK maximum frequency | 175         | 175    | 156 | 125  | MHz   |

Table 51: GTP Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                     | Conditions           | All Speed Grades |     |     | Units |
|--------------------|---------------------------------|----------------------|------------------|-----|-----|-------|
|                    |                                 |                      | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range |                      | 60               | –   | 660 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle      | Transceiver PLL only | 40               | –   | 60  | %     |

Table 54: GTP Transceiver Transmitter Switching Characteristics

| Symbol                       | Description                            | Condition                | Min   | Typ | Max                 | Units |
|------------------------------|----------------------------------------|--------------------------|-------|-----|---------------------|-------|
| F <sub>GTPTX</sub>           | Serial data rate range                 |                          | 0.500 | –   | F <sub>GTPMAX</sub> | Gb/s  |
| T <sub>RTX</sub>             | TX rise time                           | 20%–80%                  | –     | 50  | –                   | ps    |
| T <sub>FTX</sub>             | TX fall time                           | 20%–80%                  | –     | 50  | –                   | ps    |
| T <sub>LLSKEW</sub>          | TX lane-to-lane skew <sup>(1)</sup>    |                          | –     | –   | 500                 | ps    |
| V <sub>TXOOBVDPP</sub>       | Electrical idle amplitude              |                          | –     | –   | 20                  | mV    |
| T <sub>TXOOBTRANSITION</sub> | Electrical idle transition time        |                          | –     | –   | 140                 | ns    |
| TJ <sub>6.6</sub>            | Total Jitter <sup>(2)(3)</sup>         | 6.6 Gb/s                 | –     | –   | 0.30                | UI    |
| DJ <sub>6.6</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>5.0</sub>            | Total Jitter <sup>(2)(3)</sup>         | 5.0 Gb/s                 | –     | –   | 0.30                | UI    |
| DJ <sub>5.0</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>4.25</sub>           | Total Jitter <sup>(2)(3)</sup>         | 4.25 Gb/s                | –     | –   | 0.30                | UI    |
| DJ <sub>4.25</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>3.75</sub>           | Total Jitter <sup>(2)(3)</sup>         | 3.75 Gb/s                | –     | –   | 0.30                | UI    |
| DJ <sub>3.75</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>3.2</sub>            | Total Jitter <sup>(2)(3)</sup>         | 3.20 Gb/s <sup>(4)</sup> | –     | –   | 0.2                 | UI    |
| DJ <sub>3.2</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.1                 | UI    |
| TJ <sub>3.2L</sub>           | Total Jitter <sup>(2)(3)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –     | –   | 0.32                | UI    |
| DJ <sub>3.2L</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.16                | UI    |
| TJ <sub>2.5</sub>            | Total Jitter <sup>(2)(3)</sup>         | 2.5 Gb/s <sup>(6)</sup>  | –     | –   | 0.20                | UI    |
| DJ <sub>2.5</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.08                | UI    |
| TJ <sub>1.25</sub>           | Total Jitter <sup>(2)(3)</sup>         | 1.25 Gb/s <sup>(7)</sup> | –     | –   | 0.15                | UI    |
| DJ <sub>1.25</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.06                | UI    |
| TJ <sub>500</sub>            | Total Jitter <sup>(2)(3)</sup>         | 500 Mb/s                 | –     | –   | 0.1                 | UI    |
| DJ <sub>500</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.03                | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
- Using PLL[0/1]\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- PLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- PLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- PLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- PLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 55: GTP Transceiver Receiver Switching Characteristics

| Symbol                                               | Description                                                    |                            | Min   | Typ | Max                 | Units |
|------------------------------------------------------|----------------------------------------------------------------|----------------------------|-------|-----|---------------------|-------|
| F <sub>GTPRX</sub>                                   | Serial data rate                                               | RX oversampler not enabled | 0.500 | –   | F <sub>GTPMAX</sub> | Gb/s  |
| T <sub>RXELECIDLE</sub>                              | Time for RXELEC_IDLE to respond to loss or restoration of data |                            | –     | 10  | –                   | ns    |
| RX <sub>OOBVDPP</sub>                                | OOB detect threshold peak-to-peak                              |                            | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>                                    | Receiver spread-spectrum tracking <sup>(1)</sup>               | Modulated @ 33 KHz         | –5000 | –   | 5000                | ppm   |
| RX <sub>RL</sub>                                     | Run length (CID)                                               |                            | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                 | Data/REFCLK PPM offset tolerance                               |                            | –1250 | –   | 1250                | ppm   |
| SJ Jitter Tolerance <sup>(2)</sup>                   |                                                                |                            |       |     |                     |       |
| JT_SJ <sub>6.6</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                               | 6.6 Gb/s                   | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                               | 5.0 Gb/s                   | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                               | 4.25 Gb/s                  | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                               | 3.75 Gb/s                  | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                               | 3.2 Gb/s <sup>(4)</sup>    | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                               | 3.2 Gb/s <sup>(5)</sup>    | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                               | 2.5 Gb/s <sup>(6)</sup>    | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                               | 1.25 Gb/s <sup>(7)</sup>   | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                               | 500 Mb/s                   | 0.4   | –   | –                   | UI    |
| SJ Jitter Tolerance with Stressed Eye <sup>(2)</sup> |                                                                |                            |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                               | Total Jitter with Stressed Eye <sup>(8)</sup>                  | 3.2 Gb/s                   | 0.70  | –   | –                   | UI    |
| JT_TJSE <sub>6.6</sub>                               |                                                                | 6.6 Gb/s                   | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                               | Sinusoidal Jitter with Stressed Eye <sup>(8)</sup>             | 3.2 Gb/s                   | 0.1   | –   | –                   | UI    |
| JT_SJSE <sub>6.6</sub>                               |                                                                | 6.6 Gb/s                   | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 1e<sup>–12</sup>.
- The frequency of the injected sinusoidal jitter is 10 MHz.
- PLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- PLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- PLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- PLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter.

Table 60: CPRI Protocol Characteristics

| Description                                     | Line Rate (Mb/s)      | Min  | Max  | Units |
|-------------------------------------------------|-----------------------|------|------|-------|
| <b>CPRI Transmitter Jitter Generation</b>       |                       |      |      |       |
| Total transmitter jitter                        | 614.4                 | –    | 0.35 | UI    |
|                                                 | 1228.8                | –    | 0.35 | UI    |
|                                                 | 2457.6                | –    | 0.35 | UI    |
|                                                 | 3072.0                | –    | 0.35 | UI    |
|                                                 | 4915.2                | –    | 0.3  | UI    |
|                                                 | 6144.0                | –    | 0.3  | UI    |
| <b>CPRI Receiver Frequency Jitter Tolerance</b> |                       |      |      |       |
| Total receiver jitter tolerance                 | 614.4                 | 0.65 | –    | UI    |
|                                                 | 1228.8                | 0.65 | –    | UI    |
|                                                 | 2457.6                | 0.65 | –    | UI    |
|                                                 | 3072.0                | 0.65 | –    | UI    |
|                                                 | 4915.2 <sup>(1)</sup> | 0.60 | –    | UI    |
|                                                 | 6144.0 <sup>(1)</sup> | 0.60 | –    | UI    |

**Notes:**

1. Tested to CEI-6G-SR.

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 61: Maximum Performance for PCI Express Designs

| Symbol                | Description                    | Speed Grade |        |        |        | Units |
|-----------------------|--------------------------------|-------------|--------|--------|--------|-------|
|                       |                                | 1.0V        |        |        | 0.9V   |       |
|                       |                                | -3          | -2/-2L | -1     | -2L    |       |
| F <sub>PIPECLK</sub>  | Pipe clock maximum frequency   | 250.00      | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>USERCLK</sub>  | User clock maximum frequency   | 250.00      | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>USERCLK2</sub> | User clock 2 maximum frequency | 250.00      | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>DRPCLK</sub>   | DRP clock maximum frequency    | 250.00      | 250.00 | 250.00 | 250.00 | MHz   |

# XADC Specifications

Table 62: XADC Specifications

| Parameter                                                                                                                                                                    | Symbol            | Comments/Conditions                                                                                   | Min  | Typ | Max                | Units               |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|-------------------------------------------------------------------------------------------------------|------|-----|--------------------|---------------------|
| V <sub>CCADC</sub> = 1.8V ± 5%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 26 MHz, T <sub>j</sub> = −40°C to 100°C, Typical values at T <sub>j</sub> =+40°C |                   |                                                                                                       |      |     |                    |                     |
| ADC Accuracy <sup>(1)</sup>                                                                                                                                                  |                   |                                                                                                       |      |     |                    |                     |
| Resolution                                                                                                                                                                   |                   |                                                                                                       | 12   | –   | –                  | Bits                |
| Integral Nonlinearity <sup>(2)</sup>                                                                                                                                         | INL               |                                                                                                       | –    | –   | ±2                 | LSBs                |
| Differential Nonlinearity                                                                                                                                                    | DNL               | No missing codes, guaranteed monotonic                                                                | –    | –   | ±1                 | LSBs                |
| Offset Error                                                                                                                                                                 |                   | Unipolar operation                                                                                    | –    | –   | ±8                 | LSBs                |
|                                                                                                                                                                              |                   | Bipolar operation                                                                                     | –    | –   | ±4                 | LSBs                |
| Gain Error                                                                                                                                                                   |                   |                                                                                                       | –    | –   | ±0.5               | %                   |
| Offset Matching                                                                                                                                                              |                   |                                                                                                       | –    | –   | 4                  | LSBs                |
| Gain Matching                                                                                                                                                                |                   |                                                                                                       | –    | –   | 0.3                | %                   |
| Sample Rate                                                                                                                                                                  |                   |                                                                                                       | 0.1  | –   | 1                  | MS/s                |
| Signal to Noise Ratio <sup>(2)</sup>                                                                                                                                         | SNR               | F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz                                                | 60   | –   | –                  | dB                  |
| RMS Code Noise                                                                                                                                                               |                   | External 1.25V reference                                                                              | –    | –   | 2                  | LSBs                |
|                                                                                                                                                                              |                   | On-chip reference                                                                                     | –    | 3   | –                  | LSBs                |
| Total Harmonic Distortion <sup>(2)</sup>                                                                                                                                     | THD               | F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz                                                | 70   | –   | –                  | dB                  |
| ADC Accuracy at Extended Temperatures (-55°C to 125°C)                                                                                                                       |                   |                                                                                                       |      |     |                    |                     |
| Resolution                                                                                                                                                                   |                   |                                                                                                       | 10   | –   | –                  | Bits                |
| Integral Nonlinearity <sup>(2)</sup>                                                                                                                                         | INL               |                                                                                                       | –    | –   | ±1                 | LSB<br>(at 10 bits) |
| Differential Nonlinearity                                                                                                                                                    | DNL               | No missing codes, guaranteed monotonic                                                                | –    | –   | ±1                 |                     |
| Analog Inputs <sup>(3)</sup>                                                                                                                                                 |                   |                                                                                                       |      |     |                    |                     |
| ADC Input Ranges                                                                                                                                                             |                   | Unipolar operation                                                                                    | 0    | –   | 1                  | V                   |
|                                                                                                                                                                              |                   | Bipolar operation                                                                                     | −0.5 | –   | +0.5               | V                   |
|                                                                                                                                                                              |                   | Unipolar common mode range (FS input)                                                                 | 0    | –   | +0.5               | V                   |
|                                                                                                                                                                              |                   | Bipolar common mode range (FS input)                                                                  | +0.5 | –   | +0.6               | V                   |
| Maximum External Channel Input Ranges                                                                                                                                        |                   | Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels | −0.1 | –   | V <sub>CCADC</sub> | V                   |
| Auxiliary Channel Full Resolution Bandwidth                                                                                                                                  | FRBW              |                                                                                                       | 250  | –   | –                  | KHz                 |
| On-Chip Sensors                                                                                                                                                              |                   |                                                                                                       |      |     |                    |                     |
| Temperature Sensor Error                                                                                                                                                     |                   | T <sub>j</sub> = −40°C to 100°C                                                                       | –    | –   | ±4                 | °C                  |
|                                                                                                                                                                              |                   | T <sub>j</sub> = −55°C to +125°C                                                                      | –    | –   | ±6                 | °C                  |
| Supply Sensor Error                                                                                                                                                          |                   | Measurement range of V <sub>CCAUX</sub> 1.8V ±5%<br>T <sub>j</sub> = −40°C to +100°C                  | –    | –   | ±1                 | %                   |
|                                                                                                                                                                              |                   | Measurement range of V <sub>CCAUX</sub> 1.8V ±5%<br>T <sub>j</sub> = −55°C to +125°C                  | –    | –   | ±2                 | %                   |
| Conversion Rate <sup>(4)</sup>                                                                                                                                               |                   |                                                                                                       |      |     |                    |                     |
| Conversion Time - Continuous                                                                                                                                                 | t <sub>CONV</sub> | Number of ADCCLK cycles                                                                               | 26   | –   | 32                 | Cycles              |
| Conversion Time - Event                                                                                                                                                      | t <sub>CONV</sub> | Number of CLK cycles                                                                                  | –    | –   | 21                 | Cycles              |
| DRP Clock Frequency                                                                                                                                                          | DCLK              | DRP clock frequency                                                                                   | 8    | –   | 250                | MHz                 |
| ADC Clock Frequency                                                                                                                                                          | ADCCLK            | Derived from DCLK                                                                                     | 1    | –   | 26                 | MHz                 |

Table 62: XADC Specifications (Cont'd)

| Parameter                           | Symbol     | Comments/Conditions                                                                    | Min    | Typ  | Max    | Units |
|-------------------------------------|------------|----------------------------------------------------------------------------------------|--------|------|--------|-------|
| DCLK Duty Cycle                     |            |                                                                                        | 40     | –    | 60     | %     |
| <b>XADC Reference<sup>(5)</sup></b> |            |                                                                                        |        |      |        |       |
| External Reference                  | $V_{REFP}$ | Externally supplied reference voltage                                                  | 1.20   | 1.25 | 1.30   | V     |
| On-Chip Reference                   |            | Ground $V_{REFP}$ pin to AGND,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ | 1.2375 | 1.25 | 1.2625 | V     |

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for BitGen option XADCEnhancedLinearity = ON.
- See the ADC chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- See the Timing chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- Any variation in the reference voltage from the nominal  $V_{REFP} = 1.25\text{V}$  and  $V_{REFN} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted. On-chip reference variation is  $\pm 1\%$ .

## Configuration Switching Characteristics

Table 63: Configuration Switching Characteristics

| Symbol                          | Description                                                   | Speed Grade |        |        |        | Units       |
|---------------------------------|---------------------------------------------------------------|-------------|--------|--------|--------|-------------|
|                                 |                                                               | 1.0V        |        |        | 0.9V   |             |
|                                 |                                                               | -3          | -2/-2L | -1     | -2L    |             |
| Power-up Timing Characteristics |                                                               |             |        |        |        |             |
| T <sub>PL</sub> <sup>(1)</sup>  | Program latency                                               | 5.00        | 5.00   | 5.00   | 5.00   | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup> | Power-on reset (50 ms ramp rate time)                         | 10/50       | 10/50  | 10/50  | 10/50  | ms, Min/Max |
|                                 | Power-on reset (1 ms ramp rate time)                          | 10/35       | 10/35  | 10/35  | 10/35  | ms, Min/Max |
| T <sub>PROGRAM</sub>            | Program pulse width                                           | 250.00      | 250.00 | 250.00 | 250.00 | ns, Min     |
| CCLK Output (Master Mode)       |                                                               |             |        |        |        |             |
| T <sub>ICCK</sub>               | Master CCLK output delay                                      | 150.00      | 150.00 | 150.00 | 150.00 | ns, Min     |
| T <sub>MCCKL</sub>              | Master CCLK clock Low time duty cycle                         | 40/60       | 40/60  | 40/60  | 40/60  | %, Min/Max  |
| T <sub>MCCKH</sub>              | Master CCLK clock High time duty cycle                        | 40/60       | 40/60  | 40/60  | 40/60  | %, Min/Max  |
| F <sub>MCCK</sub>               | Master CCLK frequency                                         | 100.00      | 100.00 | 100.00 | 70.00  | MHz, Max    |
|                                 | Master CCLK frequency for AES encrypted x16                   | 50.00       | 50.00  | 50.00  | 35.00  | MHz, Max    |
| F <sub>MCCK_START</sub>         | Master CCLK frequency at start of configuration               | 3.00        | 3.00   | 3.00   | 3.00   | MHz, Typ    |
| F <sub>MCCKTOL</sub>            | Frequency tolerance, master mode with respect to nominal CCLK | ±50         | ±50    | ±50    | ±50    | %, Max      |
| CCLK Input (Slave Modes)        |                                                               |             |        |        |        |             |
| T <sub>SCCKL</sub>              | Slave CCLK clock minimum Low time                             | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| T <sub>SCCKH</sub>              | Slave CCLK clock minimum High time                            | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| F <sub>SCCK</sub>               | Slave CCLK frequency                                          | 100.00      | 100.00 | 100.00 | 70.00  | MHz, Max    |
| EMCCLK Input (Master Mode)      |                                                               |             |        |        |        |             |
| T <sub>EMCCKL</sub>             | External master CCLK Low time                                 | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| T <sub>EMCCKH</sub>             | External master CCLK High time                                | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| F <sub>EMCCK</sub>              | External master CCLK frequency                                | 100.00      | 100.00 | 100.00 | 70.00  | MHz, Max    |

Table 63: Configuration Switching Characteristics (Cont'd)

| Symbol                                         | Description                                                 | Speed Grade |            |            |            | Units    |
|------------------------------------------------|-------------------------------------------------------------|-------------|------------|------------|------------|----------|
|                                                |                                                             | 1.0V        |            |            | 0.9V       |          |
|                                                |                                                             | -3          | -2/-2L     | -1         | -2L        |          |
| Internal Configuration Access Port             |                                                             |             |            |            |            |          |
| F <sub>ICAPCK</sub>                            | Internal configuration access port (ICAPE2) clock frequency | 100.00      | 100.00     | 100.00     | 70.00      | MHz, Max |
| Master/Slave Serial Mode Programming Switching |                                                             |             |            |            |            |          |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>           | DIN setup/hold                                              | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>CCO</sub>                               | DOUT clock to out                                           | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| SelectMAP Mode Programming Switching           |                                                             |             |            |            |            |          |
| T <sub>SMDCCK</sub> /T <sub>SMCCKD</sub>       | D[31:00] setup/hold                                         | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| T <sub>SMCSCCK</sub> /T <sub>SMCCCKS</sub>     | CSI_B setup/hold                                            | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>SMWCCK</sub> /T <sub>SMCCCKW</sub>      | RDWR_B setup/hold                                           | 10.00/0.00  | 10.00/0.00 | 10.00/0.00 | 12.00/0.00 | ns, Min  |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out (330 Ω pull-up resistor required)        | 7.00        | 7.00       | 7.00       | 8.00       | ns, Max  |
| T <sub>SMCO</sub>                              | D[31:00] clock to out in readback                           | 8.00        | 8.00       | 8.00       | 10.00      | ns, Max  |
| F <sub>RBCKK</sub>                             | Readback frequency                                          | 100.00      | 100.00     | 100.00     | 70.00      | MHz, Max |
| Boundary-Scan Port Timing Specifications       |                                                             |             |            |            |            |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>       | TMS and TDI setup/hold                                      | 3.00/2.00   | 3.00/2.00  | 3.00/2.00  | 3.00/2.00  | ns, Min  |
| T <sub>TCKTDO</sub>                            | TCK falling edge to TDO output                              | 7.00        | 7.00       | 7.00       | 8.50       | ns, Max  |
| F <sub>TCK</sub>                               | TCK frequency                                               | 66.00       | 66.00      | 66.00      | 50.00      | MHz, Max |
| BPI Flash Master Mode Programming Switching    |                                                             |             |            |            |            |          |
| T <sub>BPICCO</sub> <sup>(2)</sup>             | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out  | 8.50        | 8.50       | 8.50       | 10.00      | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>       | D[15:00] setup/hold                                         | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| SPI Flash Master Mode Programming Switching    |                                                             |             |            |            |            |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>       | D[03:00] setup/hold                                         | 3.00/0.00   | 3.00/0.00  | 3.00/0.00  | 3.00/0.00  | ns, Min  |
| T <sub>SPICCM</sub>                            | MOSI clock to out                                           | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| T <sub>SPICCF</sub>                            | FCS_B clock to out                                          | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG470: 7 Series FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 64 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 64: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol          | Description                       | Min | Typ | Max | Units |
|-----------------|-----------------------------------|-----|-----|-----|-------|
| I <sub>FS</sub> | V <sub>CCAUX</sub> supply current | —   | —   | 115 | mA    |
| t <sub>j</sub>  | Temperature range                 | 15  | —   | 125 | °C    |

**Notes:**

1. The FPGA must not be configured during eFUSE programming.

## Revision History

The following table shows the revision history for this document:

| Date     | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 09/26/11 | 1.0     | Initial Xilinx release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11/07/11 | 1.1     | Revised the $V_{OCM}$ specification in <a href="#">Table 11</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.3 software v1.02 speed specification throughout document including <a href="#">Table 12</a> and <a href="#">Table 13</a> . Added $MMCM\_T_{FBDELAY}$ while adding $MMCM\_$ to the symbol names of a few specifications in <a href="#">Table 34</a> and PLL to the symbol names in <a href="#">Table 35</a> . In <a href="#">Table 36</a> through <a href="#">Table 43</a> , updated the pin-to-pin description with the SSTL15 standard. Updated units in <a href="#">Table 46</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 02/13/12 | 1.2     | Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade.<br>Updated summary description on <a href="#">page 1</a> . In <a href="#">Table 2</a> , revised $V_{CCO}$ for the 3.3V HR I/O banks and updated $T_j$ . Updated the notes in <a href="#">Table 5</a> . Added MGTAVCC and MGTAVTT power supply ramp times to <a href="#">Table 7</a> . Rearranged <a href="#">Table 8</a> , added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added <a href="#">Table 9</a> and <a href="#">Table 10</a> . Revised the specifications in <a href="#">Table 11</a> . Revised $V_{IN}$ in <a href="#">Table 47</a> . Updated the <a href="#">eFUSE Programming Conditions</a> section and removed the endurance table. Added the table. Revised $F_{TXIN}$ and $F_{RXIN}$ in <a href="#">Table 53</a> . Revised $I_{CCADC}$ and updated <a href="#">Note 1</a> in <a href="#">Table 62</a> . Revised DDR LVDS transmitter data width in <a href="#">Table 14</a> . Removed notes from <a href="#">Table 24</a> as they are no longer applicable. Updated specifications in <a href="#">Table 63</a> . Updated <a href="#">Note 1</a> in <a href="#">Table 33</a> . |
| 06/01/12 | 1.3     | Reorganized entire data sheet including adding <a href="#">Table 40</a> and <a href="#">Table 44</a> .<br>Updated $T_{SOL}$ in <a href="#">Table 1</a> . Updated $I_{BATT}$ and added $R_{IN\_TERM}$ to <a href="#">Table 3</a> . Updated <a href="#">Power-On/Off Power Supply Sequencing</a> section with regards to GTP transceivers. In <a href="#">Table 8</a> , updated many parameters including SSTL135 and SSTL135_R. Removed $V_{OX}$ column and added DIFF_HSUL_12 to <a href="#">Table 10</a> . Updated $V_{OL}$ in <a href="#">Table 11</a> . Updated <a href="#">Table 14</a> and removed notes 2 and 3. Updated <a href="#">Table 15</a> .<br>Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document.<br>In <a href="#">Table 27</a> , updated <a href="#">Reset Delays</a> section including <a href="#">Note 10</a> and <a href="#">Note 11</a> . In <a href="#">Table 53</a> , replaced $F_{TXOUT}$ with $F_{GLK}$ . Updated many of the XADC specifications in <a href="#">Table 62</a> and added <a href="#">Note 2</a> . Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from <a href="#">Table 63</a> to <a href="#">Table 34</a> and <a href="#">Table 35</a> .                                                                                  |