



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	16825
Number of Logic Elements/Cells	215360
Total RAM Bits	13455360
Number of I/O	400
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	676-BBGA, FCBGA
Supplier Device Package	676-FCBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc7a200t-2fbg676c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1: Absolute Maximum Ratings(1) (Cont'd)

Symbol	Description		Max	Units
Temperature				
T _{STG}	Storage temperature (ambient)	-65	150	°C
T _{SOL}	Maximum soldering temperature for Pb/Sn component bodies (6)	_	+220	°C
	Maximum soldering temperature for Pb-free component bodies (6)	_	+260	°C
Tj	Maximum junction temperature ⁽⁶⁾	_	+125	°C

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- 2. The lower absolute voltage specification always applies.
- 3. For I/O operation, refer to UG471: 7 Series FPGAs SelectIO Resources User Guide.
- The maximum limit applied to DC signals.
- 5. For maximum undershoot and overshoot AC specifications, see Table 4.
- 6. For soldering guidelines and thermal considerations, see UG475: 7 Series FPGA Packaging and Pinout Specification.

Table 2: Recommended Operating Conditions(1)(2)

Symbol	Description	Min	Тур	Max	Units
FPGA Logic					
V	Internal supply voltage	0.95	1.00	1.05	V
V _{CCINT}	For -2L (0.9V) devices: internal supply voltage	0.87	0.90	0.93	V
V _{CCAUX}	Auxiliary supply voltage	1.71	1.80	1.89	V
V _{CCBRAM}	Block RAM supply voltage	0.95	1.00	1.05	٧
V _{CCO} (3)(4)	Supply voltage for 3.3V HR I/O banks	1.14	_	3.465	V
V (5)	I/O input voltage	-0.20	_	V _{CCO} + 0.20	V
V _{IN} ⁽⁵⁾	I/O input voltage for V _{REF} and differential I/O standards	-0.20	_	2.625	٧
I _{IN} ⁽⁶⁾	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	_	10	mA
V _{CCBATT} ⁽⁷⁾	Battery voltage	1.0	_	1.89	٧
GTP Transceiv	ver		1	-1	
V _{MGTAVCC} ⁽⁸⁾⁽⁹⁾	Analog supply voltage for the GTP transmitter and receiver circuits	0.97	1.0	1.03	V
V _{MGTAVTT} ⁽⁸⁾⁽⁹⁾	Analog supply voltage for the GTP transmitter and receiver termination circuits	1.17	1.2	1.23	V
XADC					
V _{CCADC}	XADC supply relative to GNDADC	1.71	1.80	1.89	V
V _{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	٧



Table 6 shows the minimum current, in addition to I_{CCQ}, that is required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in Table 5 and Table 6 are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after V_{CCINT} is applied.

Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 6: Power-On Current for Artix-7 Devices(1)

Device	I _{CCINTMIN} Typ ⁽²⁾	I _{CCAUXMIN} Typ ⁽²⁾	I _{CCOMIN} Typ ⁽²⁾	I _{CCBRAMMIN} Typ ⁽²⁾	Units
XC7A100T	I _{CCINTQ} + 170	I _{CCAUXQ} + 40	I _{CCOQ} + 40 mA per bank	I _{CCBRAMQ} + 60	mA
XC7A200T	I _{CCINTQ} + 340	I _{CCAUXQ} + 50	I _{CCOQ} + 40 mA per bank	I _{CCBRAMQ} + 80	mA

Notes:

- 1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate maximum power-on currents.
- 2. Typical values are specified at nominal voltage, 25°C.

Table 7: Power Supply Ramp Time

Symbol	Description Conditions		Min	Max	Units
T _{VCCINT}	Ramp time from GND to 90% of V _{CCINT}			50	ms
T _{VCCO}	Ramp time from GND to 90% of V _{CCO}			50	ms
T _{VCCAUX}	Ramp time from GND to 90% of V _{CCAUX}			50	ms
T _{VCCBRAM}	Ramp time from GND to 90% of V _{CCBRAM}			50	ms
т	All III O O O O O O O O O O O O O O O O O	$T_J = 100^{\circ}C^{(1)}$	_	500	
VCCO2VCCAUX	Allowed time per power cycle for V _{CCO} – V _{CCAUX} > 2.625V	$T_{J} = 85^{\circ}C^{(1)}$	-	800	ms
T _{MGTAVCC}	Ramp time from GND to 90% of V _{MGTAVCC}			50	ms
T _{MGTAVTT}	Ramp time from GND to 90% of V _{MGTAVTT}			50	ms

Notes:

Based on 240,000 power cycles with nominal V_{CCO} of 3.3V or 36,500 power cycles with worst case V_{CCO} of 3.465V.



LVDS DC Specifications (LVDS 25)

See <u>UG471</u>: 7 Series FPGAs SelectIO Resources User Guide for more information on the LVDS_25 standard in the HR I/O banks.

Table 11: LVDS 25 DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V _{CCO}	Supply Voltage		2.375	2.500	2.625	V
V _{OH}	Output High Voltage for Q and Q	$R_T = 100 \Omega$ across Q and \overline{Q} signals	_	_	1.675	V
V _{OL}	Output Low Voltage for Q and Q	$R_T = 100 \Omega$ across Q and \overline{Q} signals	0.700	_	_	V
V _{ODIFF}	Differential Output Voltage $(Q - \overline{Q})$, $Q = \text{High}$	$R_T = 100 \Omega$ across Q and \overline{Q} signals	247	350	600	mV
V _{OCM}	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and \overline{Q} signals	1.000	1.250	1.425	V
V _{IDIFF}	Differential Input Voltage $(Q - \overline{Q})$, $Q = High(\overline{Q} - Q)$, $\overline{Q} = High$		100	350	600	mV
V _{ICM}	Input Common-Mode Voltage		0.300	1.200	1.425	V

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in v1.07 from the 14.4/2012.4 device pack for ISE® Design Suite14.4 and Vivado® Design Suite 2012.4 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the 14.4/2012.4 device pack for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.



Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 12 correlates the current status of each Artix-7 device on a per speed grade basis.

Table 12: Artix-7 Device Speed Grade Designations

Davisa	Speed Grade Designations					
Device	Advance	Preliminary	Production			
XC7A100T	-2L (0.9V)		-3, -2, -2L (1.0V), -1			
XC7A200T	-2L (0.9V)		-3, -2, -2L (1.0V), -1			

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 13 lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 13: Artix-7 Device Production Software and Speed Specification Release

	Speed Grade					
Device	Device 1.0V					
	-3	-2/-2L	-1	-2L		
XC7A100T	ISE 14.4 and Vivad	ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07				
XC7A200T	ISE 14.4 and Vivad	ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07				

Notes:

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.



Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the AC Switching Characteristics, page 9.

Table 14: Networking Applications Interface Performances

	Speed Grade				
Description		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	680	680	600	600	Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	1250	1250	950	950	Mb/s
SDR LVDS receiver (SFI-4.1) ⁽¹⁾	680	680	600	600	Mb/s
DDR LVDS receiver (SPI-4.2) ⁽¹⁾	1250	1250	950	950	Mb/s

Notes:

Table 15: Maximum Physical Interface (PHY) Rate for Memory Interfaces(1)(2)

	Speed Grade				
Memory Standard		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	
4:1 Memory Controllers					
DDR3	1066	800	800	800	Mb/s
DDR3L	800	800	667	667	Mb/s
DDR2	800	800	667	667	Mb/s
LPDDR2	667	667	533	533	Mb/s
2:1 Memory Controllers	•		•		
DDR3	800	700	620	620	Mb/s
DDR3L	800	700	620	620	Mb/s
DDR2	800	700	620	620	Mb/s

- 1. V_{REF} tracking is required. For more information, see UG586, 7 Series FPGAs Memory Interface Solutions User Guide.
- 2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).

LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.



Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

		Speed Grade				
Symbol	Description	1.0V			0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold for Control Lines						
TISCCK_BITSLIP/ TISCKC_BITSLIP	BITSLIP pin setup/hold with respect to CLKDIV	0.01/0.14	0.02/0.15	0.02/0.17	0.02/0.21	ns
T _{ISCCK_CE} / T _{ISCKC_CE} ⁽²⁾	CE pin setup/hold with respect to CLK (for CE1)	0.45/-0.01	0.50/-0.01	0.72/-0.01	0.35/-0.11	ns
T _{ISCCK_CE2} / T _{ISCKC_CE2} (2)	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.10/0.33	-0.10/0.36	-0.10/0.40	-0.17/0.40	ns
Setup/Hold for Data Lines						
T _{ISDCK_D} /T _{ISCKD_D}	D pin setup/hold with respect to CLK	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
T _{ISDCK_DDLY} /T _{ISCKD_DDLY}	DDLY pin setup/hold with respect to CLK (using IDELAY) ⁽¹⁾	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.03/0.19	ns
T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR}	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
TISDCK_DDLY_DDR/ TISCKD_DDLY_DDR	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) ⁽¹⁾	0.12/0.12	0.14/0.14	0.17/0.17	0.19/0.19	ns
Sequential Delays	•	•	•	•	•	•
T _{ISCKO_Q}	CLKDIV to out at Q pin	0.53	0.54	0.66	0.67	ns
Propagation Delays						
T _{ISDO_DO}	D input to DO output pin	0.11	0.11	0.13	0.14	ns

- 1. Recorded at 0 tap value.
- 2. T_{ISCCK_CE2} and T_{ISCKC_CE2} are reported as T_{ISCCK_CE}/T_{ISCKC_CE} in TRACE report.



Block RAM and FIFO Switching Characteristics

Table 27: Block RAM and FIFO Switching Characteristics

Symbol	Description	1.0V			0.9V	Units
		-3	-2/-2L	-1	-2L	
Block RAM and FIFO Clock-to	-Out Delays					
T _{RCKO_DO} and T _{RCKO DO REG} ⁽¹⁾	Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾	1.85	2.13	2.46	2.87	ns, Max
	Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾	0.64	0.74	0.89	1.02	ns, Max
T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG}	Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾	2.77	3.04	3.84	5.30	ns, Max
	Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾	0.73	0.81	0.94	1.11	ns, Max
T _{RCKO_DO_CASCOUT} and T _{RCKO_DO_CASCOUT_REG}	Clock CLK to DOUT output with cascade (without output register) ⁽²⁾	2.61	2.88	3.30	3.76	ns, Max
	Clock CLK to DOUT output with cascade (with output register) ⁽⁴⁾	1.16	1.28	1.46	1.56	ns, Max
T _{RCKO_FLAGS}	Clock CLK to FIFO flags outputs ⁽⁶⁾	0.76	0.87	1.05	1.14	ns, Max
T _{RCKO_POINTERS}	Clock CLK to FIFO pointers outputs ⁽⁷⁾	0.94	1.02	1.15	1.30	ns, Max
T _{RCKO_PARITY_ECC}	Clock CLK to ECCPARITY in ECC encode only mode	0.78	0.85	0.94	1.10	ns, Max
T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG}	Clock CLK to BITERR (without output register)	2.56	2.81	3.55	4.90	ns, Max
	Clock CLK to BITERR (with output register)	0.68	0.76	0.89	1.05	ns, Max
T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG}	Clock CLK to RDADDR output with ECC (without output register)	0.75	0.88	1.07	1.15	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.84	0.93	1.08	1.29	ns, Max
Setup and Hold Times Before	After Clock CLK	1			l	<u> </u>
T _{RCCK_ADDRA} /T _{RCKC_ADDRA}	ADDR inputs ⁽⁸⁾	0.45/0.31	0.49/0.33	0.57/0.36	0.77/0.45	ns, Min
T _{RDCK_DI_WF_NC} / T _{RCKD_DI_WF_NC}	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode ⁽⁹⁾	0.58/0.60	0.65/0.63	0.74/0.67	0.92/0.76	ns, Min
T _{RDCK_DI_RF} /T _{RCKD_DI_RF}	Data input setup/hold time when block RAM is configured in READ_FIRST mode ⁽⁹⁾	0.20/0.29	0.22/0.34	0.25/0.41	0.29/0.38	ns, Min
T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC}	DIN inputs with block RAM ECC in standard mode ⁽⁹⁾	0.50/0.43	0.55/0.46	0.63/0.50	0.78/0.54	ns, Min
TRDCK_DI_ECCW/ TRCKD_DI_ECCW	DIN inputs with block RAM ECC encode only ⁽⁹⁾	0.93/0.43	1.02/0.46	1.17/0.50	1.38/0.48	ns, Min
T _{RDCK_DI_ECC_FIFO} / T _{RCKD_DI_ECC_FIFO}	DIN inputs with FIFO ECC in standard mode ⁽⁹⁾	1.04/0.56	1.15/0.59	1.32/0.64	1.55/0.77	ns, Min
T _{RCCK_INJECTBITERR} / T _{RCKC_INJECTBITERR}	Inject single/double bit error in ECC mode	0.58/0.35	0.64/0.37	0.74/0.40	0.92/0.48	ns, Min
T _{RCCK_EN} /T _{RCKC_EN}	Block RAM enable (EN) input	0.35/0.20	0.39/0.21	0.45/0.23	0.57/0.26	ns, Min
T _{RCCK_REGCE} /T _{RCKC_REGCE}	CE input of output register	0.24/0.15	0.29/0.15	0.36/0.16	0.40/0.19	ns, Min
T _{RCCK_RSTREG} /T _{RCKC_RSTREG}	Synchronous RSTREG input	0.29/0.07	0.32/0.07	0.35/0.07	0.41/0.07	ns, Min



Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	1
T _{RCCK_RSTRAM} /T _{RCKC_RSTRAM}	Synchronous RSTRAM input	0.32/0.42	0.34/0.43	0.36/0.46	0.40/0.47	ns, Min
T _{RCCK_WEA} /T _{RCKC_WEA}	Write enable (WE) input (block RAM only)	0.44/0.18	0.48/0.19	0.54/0.20	0.64/0.23	ns, Min
T _{RCCK_WREN} /T _{RCKC_WREN}	WREN FIFO inputs	0.46/0.30	0.46/0.35	0.47/0.43	0.77/0.44	ns, Min
T _{RCCK_RDEN} /T _{RCKC_RDEN}	RDEN FIFO inputs	0.42/0.30	0.43/0.35	0.43/0.43	0.71/0.44	ns, Min
Reset Delays		1		!		
T _{RCO_FLAGS}	Reset RST to FIFO flags/pointers ⁽¹⁰⁾	0.90	0.98	1.10	1.25	ns, Max
T _{RREC_RST} /T _{RREM_RST}	FIFO reset recovery and removal timing ⁽¹¹⁾	1.87/-0.81	2.07/–0.81	2.37/–0.81	2.44/-0.71	ns, Max
Maximum Frequency		1			1	
F _{MAX_BRAM_WF_NC}	Block RAM (write first and no change modes) when not in SDP RF mode	509.68	460.83	388.20	315.66	MHz
F _{MAX_BRAM_RF_PERFORMANCE}	Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B	509.68	460.83	388.20	315.66	MHz
F _{MAX_BRAM_RF_DELAYED_WRITE}	Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses	447.63	404.53	339.67	268.96	MHz
F _{MAX_CAS_WF_NC}	Block RAM cascade (write first, no change mode) when cascade but not in RF mode	467.07	418.59	345.78	273.30	MHz
F _{MAX_CAS_RF_PERFORMANCE}	Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled	467.07	418.59	345.78	273.30	MHz
F _{MAX_CAS_RF_DELAYED_WRITE}	When in cascade RF mode and there is a possibility of address overlap between port A and port B	405.35	362.19	297.35	226.60	MHz
F _{MAX_FIFO}	FIFO in all modes without ECC	509.68	460.83	388.20	315.66	MHz
F _{MAX_ECC}	Block RAM and FIFO in ECC configuration	410.34	365.10	297.53	215.38	MHz

- 1. TRACE will report all of these parameters as $T_{\mbox{RCKO_DO}}$.
- 2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
- 3. These parameters also apply to synchronous FIFO with DO_REG = 0.
- 4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
- 5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
- $\textbf{6.} \quad \mathsf{T}_{\mathsf{RCKO}} \; \mathsf{FLAGS} \; \mathsf{includes} \; \mathsf{the} \; \mathsf{following} \; \mathsf{parameters:} \; \mathsf{T}_{\mathsf{RCKO}_\mathsf{AEMPTY}}, \; \mathsf{T}_{\mathsf{RCKO}_\mathsf{AFULL}}, \; \mathsf{T}_{\mathsf{RCKO}_\mathsf{EMPTY}}, \; \mathsf{T}_{\mathsf{RCKO}_\mathsf{FULL}}, \; \mathsf{T}_{\mathsf{RCKO}_\mathsf{FULL}}, \; \mathsf{T}_{\mathsf{RCKO}_\mathsf{EMPTY}}, \; \mathsf{T}_{\mathsf{RCKO}_\mathsf{EMPTY}}, \; \mathsf{T}_{\mathsf{RC$
- 7. T_{RCKO POINTERS} includes both T_{RCKO RDCOUNT} and T_{RCKO WRCOUNT}.
- 8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- 9. These parameters include both A and B inputs as well as the parity inputs of A and B.
- 10. T_{RCO FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- 11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).



DSP48E1 Switching Characteristics

Table 28: DSP48E1 Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup and Hold Times of Data/Control Pins to	the Input Register Clock					
T _{DSPDCK_A_AREG} / T _{DSPCKD_A_AREG}	A input to A register CLK	0.26/ 0.12	0.30/ 0.13	0.37/ 0.14	0.45/ 0.14	ns
T _{DSPDCK_B_BREG} /T _{DSPCKD_B_BREG}	B input to B register CLK	0.33/ 0.15	0.38/ 0.16	0.45/ 0.18	0.60/ 0.19	ns
T _{DSPDCK_C_CREG} /T _{DSPCKD_C_CREG}	C input to C register CLK	0.17/ 0.17	0.20/ 0.19	0.24/ 0.21	0.34/ 0.29	ns
T _{DSPDCK_D_DREG} /T _{DSPCKD_D_DREG}	D input to D register CLK	0.25/ 0.25	0.32/ 0.27	0.42/ 0.27	0.54/ 0.23	ns
T _{DSPDCK_ACIN_AREG} /T _{DSPCKD_ACIN_AREG}	ACIN input to A register CLK	0.23/ 0.12	0.27/ 0.13	0.32/ 0.14	0.36/ 0.14	ns
T _{DSPDCK_BCIN_BREG} /T _{DSPCKD_BCIN_BREG}	BCIN input to B register CLK	0.25/ 0.15	0.29/ 0.16	0.36/ 0.18	0.41/ 0.19	ns
Setup and Hold Times of Data Pins to the Pipe	eline Register Clock					
T _{DSPDCK_{A, B}_MREG_MULT} / T _{DSPCKD_B_MREG_MULT}	{A, B} input to M register CLK using multiplier	2.40/ -0.01	2.76/ -0.01	3.29/ -0.01	4.31/ -0.07	ns
T _{DSPDCK_{A, B}_ADREG} / T _{DSPCKD_ D_ADREG}	{A, D} input to AD register CLK	1.29/ -0.02	1.48/ -0.02	1.76/ -0.02	2.29/ -0.27	ns
Setup and Hold Times of Data/Control Pins to	the Output Register Clock	1	1			
T _{DSPDCK_{A, B}_PREG_MULT} / T _{DSPCKD_{A, B}_PREG_MULT}	{A, B} input to P register CLK using multiplier	4.02/ -0.28	4.60/ -0.28	5.48/ -0.28	6.95/ -0.48	ns
T _{DSPDCK_D_PREG_MULT} / T _{DSPCKD_D_PREG_MULT}	D input to P register CLK using multiplier	3.93/ -0.73	4.50/ -0.73	5.35/ -0.73	6.73/ -1.68	ns
T _{DSPDCK_{A, B}} _PREG/ T _{DSPCKD_{A, B}} _PREG	A or B input to P register CLK not using multiplier	1.73/ -0.28	1.98/ -0.28	2.35/ -0.28	2.80/ -0.48	ns
TDSPDCK_C_PREG/ TDSPCKD_C_PREG	C input to P register CLK not using multiplier	1.54/ -0.26	1.76/ -0.26	2.10/ -0.26	2.54/ -0.45	ns
TDSPDCK_PCIN_PREG/ TDSPCKD_PCIN_PREG	PCIN input to P register CLK	1.32/ -0.15	1.51/ -0.15	1.80/ -0.15	2.13/ -0.25	ns
Setup and Hold Times of the CE Pins		l	Į.	l	l	
TDSPDCK_{CEA;CEB}_{AREG;BREG}/ TDSPCKD_{CEA;CEB}_{AREG;BREG}	{CEA; CEB} input to {A; B} register CLK	0.35/ 0.06	0.42/ 0.08	0.52/ 0.11	0.64/ 0.11	ns
T _{DSPDCK_CEC_CREG} /T _{DSPCKD_CEC_CREG}	CEC input to C register CLK	0.28/ 0.10	0.34/ 0.11	0.42/ 0.13	0.49/ 0.16	ns
T _{DSPDCK_CED_DREG} / T _{DSPCKD_CED_DREG}	CED input to D register CLK	0.36/ -0.03	0.43/ -0.03	0.52/ -0.03	0.68/ 0.14	ns
T _{DSPDCK_CEM_MREG} / T _{DSPCKD_CEM_MREG}	CEM input to M register CLK	0.17/ 0.18	0.21/ 0.20	0.27/ 0.23	0.45/ 0.29	ns
T _{DSPDCK_CEP_PREG} / T _{DSPCKD_CEP_PREG}	CEP input to P register CLK	0.36/ 0.01	0.43/ 0.01	0.53/ 0.01	0.63/ 0.00	ns



Table 28: DSP48E1 Switching Characteristics (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
-	·	-3	-2/-2L	-1	-2L	-
Setup and Hold Times of the RST Pins						
TDSPDCK_{RSTA; RSTB}_{AREG; BREG}/ TDSPCKD_{RSTA; RSTB}_{AREG; BREG}	{RSTA, RSTB} input to {A, B} register CLK	0.41/ 0.11	0.46/ 0.13	0.55/ 0.15	0.63/ 0.40	ns
T _{DSPDCK_RSTC_CREG} / T _{DSPCKD_RSTC_CREG}	RSTC input to C register CLK	0.07/ 0.10	0.08/ 0.11	0.09/ 0.12	0.13/ 0.11	ns
T _{DSPDCK_RSTD_DREG} / T _{DSPCKD_RSTD_DREG}	RSTD input to D register CLK	0.44/ 0.07	0.50/ 0.08	0.59/ 0.09	0.67/ 0.08	ns
TDSPDCK_RSTM_MREG/ TDSPCKD_RSTM_MREG	RSTM input to M register CLK	0.21/ 0.22	0.23/ 0.24	0.27/ 0.28	0.28/ 0.35	ns
T _{DSPDCK_RSTP_PREG} / T _{DSPCKD_RSTP_PREG}	RSTP input to P register CLK 0.		0.30/ 0.01	0.35/ 0.01	0.43/ 0.00	ns
Combinatorial Delays from Input Pins to Outpu	t Pins					
T _{DSPDO_A_CARRYOUT_MULT}	A input to CARRYOUT output using multiplier	3.79	4.35	5.18	6.61	ns
T _{DSPDO_D_P_MULT}	D input to P output using multiplier	3.72	4.26	5.07	6.41	ns
T _{DSPDO_B_P}	B input to P output not using multiplier	1.53	1.75	2.08	2.48	ns
T _{DSPDO_C_P}	C input to P output	1.33	1.53	1.82	2.22	ns
Combinatorial Delays from Input Pins to Casca	ding Output Pins		1			
T _{DSPDO_{A; B}_{ACOUT; BCOUT}}	{A, B} input to {ACOUT, BCOUT} output	0.55	0.63	0.74	0.87	ns
T _{DSPDO_{A, B}_CARRYCASCOUT_MULT}	{A, B} input to CARRYCASCOUT output using multiplier	4.06	4.65	5.54	7.03	ns
T _{DSPDO_D_CARRYCASCOUT_MULT}	D input to CARRYCASCOUT output using multiplier	3.97	4.54	5.40	6.81	ns
T _{DSPDO_{A, B}_CARRYCASCOUT}	{A, B} input to CARRYCASCOUT output not using multiplier	1.77	2.03	2.41	2.88	ns
T _{DSPDO_C_CARRYCASCOUT}	C input to CARRYCASCOUT output	1.58	1.81	2.15	2.62	ns
Combinatorial Delays from Cascading Input Pir	ns to All Output Pins			1	Į.	-
T _{DSPDO_ACIN_P_MULT}	ACIN input to P output using multiplier	3.65	4.19	5.00	6.40	ns
T _{DSPDO_ACIN_P}	ACIN input to P output not using multiplier	1.37	1.57	1.88	2.44	ns
T _{DSPDO_ACIN_ACOUT}	ACIN input to ACOUT output	0.38	0.44	0.53	0.63	ns
T _{DSPDO_ACIN_CARRYCASCOUT_MULT}	ACIN input to CARRYCASCOUT output using multiplier	3.90	4.47	5.33	6.79	ns
T _{DSPDO_ACIN_CARRYCASCOUT}	ACIN input to CARRYCASCOUT output not using multiplier	1.61	1.85	2.21	2.84	ns
T _{DSPDO_PCIN_P}	PCIN input to P output	1.11	1.28	1.52	1.82	ns
T _{DSPDO_PCIN_CARRYCASCOUT}	PCIN input to CARRYCASCOUT output	1.36	1.56	1.85	2.21	ns
Clock to Outs from Output Register Clock to Output	utput Pins		+	•	•	+
T _{DSPCKO_P_PREG}	CLK PREG to P output	0.33	0.37	0.44	0.54	ns
T _{DSPCKO_} CARRYCASCOUT_PREG	CLK PREG to CARRYCASCOUT output	0.52	0.59	0.69	0.84	ns



Table 28: DSP48E1 Switching Characteristics (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Clock to Outs from Pipeline Register Clock to	Output Pins					
T _{DSPCKO_P_MREG}	CLK MREG to P output	1.68	1.93	2.31	2.73	ns
T _{DSPCKO_CARRYCASCOUT_MREG}	CLK MREG to CARRYCASCOUT output	1.92	2.21	2.64	3.12	ns
T _{DSPCKO_P_ADREG_MULT}	CLK ADREG to P output using multiplier	2.72	3.10	3.69	4.60	ns
T _{DSPCKO_CARRYCASCOUT_ADREG_MULT}	CLK ADREG to CARRYCASCOUT output using multiplier	2.96	3.38	4.02	4.99	ns
Clock to Outs from Input Register Clock to Ou	tput Pins	•	•			
T _{DSPCKO_P_AREG_MULT}	CLK AREG to P output using multiplier	3.94	4.51	5.37	6.84	ns
T _{DSPCKO_P_BREG}	CLK BREG to P output not using multiplier	1.64	1.87	2.22	2.65	ns
T _{DSPCKO_P_CREG}	CLK CREG to P output not using multiplier	1.69	1.93	2.30	2.81	ns
T _{DSPCKO_P_DREG_MULT}	CLK DREG to P output using multiplier	3.91	4.48	5.32	6.77	ns
Clock to Outs from Input Register Clock to Ca	scading Output Pins					
T _{DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}}	CLK (ACOUT, BCOUT) to {A,B} register output	0.64	0.73	0.87	1.02	ns
T _{DSPCKO_CARRYCASCOUT_{AREG, BREG}_MULT}	CLK (AREG, BREG) to CARRYCASCOUT output using multiplier	4.19	4.79	5.70	7.24	ns
T _{DSPCKO_CARRYCASCOUT_BREG}	CLK BREG to CARRYCASCOUT output not using multiplier	1.88	2.15	2.55	3.04	ns
T _{DSPCKO_CARRYCASCOUT_DREG_MULT}	CLK DREG to CARRYCASCOUT output using multiplier	4.16	4.76	5.65	7.17	ns
T _{DSPCKO_CARRYCASCOUT_} CREG	CLK CREG to CARRYCASCOUT output	1.94	2.21	2.63	3.20	ns
Maximum Frequency				Į.	II.	
F _{MAX}	With all registers used	628.93	550.66	464.25	363.77	MHz
F _{MAX_PATDET}	With pattern detector	531.63	465.77	392.93	310.08	MHz
F _{MAX_MULT_NOMREG}	Two register multiply without MREG	349.28	305.62	257.47	210.44	MHz
F _{MAX_MULT_NOMREG_PATDET}	Two register multiply without MREG with pattern detect	317.26	277.62	233.92	191.28	MHz
F _{MAX_PREADD_MULT_NOADREG}	Without ADREG	397.30	346.26	290.44	223.26	MHz
F _{MAX_PREADD_MULT_NOADREG_PATDET}	Without ADREG with pattern detect	397.30	346.26	290.44	223.26	MHz
F _{MAX_NOPIPELINEREG}	Without pipeline registers (MREG, ADREG)	260.01	227.01	190.69	150.13	MHz
F _{MAX_NOPIPELINEREG_PATDET}	Without pipeline registers (MREG, ADREG) with pattern detect	241.72	211.15	177.43	140.10	MHz



Table 34: MMCM Specification (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical ⁽¹⁾	1.00	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical ⁽¹⁾	4.00	4.00	4.00	4.00	MHz
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs ⁽²⁾	0.12	0.12	0.12	0.12	ns
MMCM_T _{OUTJITTER}	MMCM output jitter		1	Note 3	l	1
MMCM_T _{OUTDUTY}	MMCM output clock duty-cycle precision ⁽⁴⁾	0.20	0.20	0.20	0.25	ns
MMCM_T _{LOCKMAX}	MMCM maximum lock time	100.00	100.00	100.00	100.00	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency	800.00	800.00	800.00	800.00	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency ⁽⁵⁾⁽⁶⁾	4.69	4.69	4.69	4.69	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation	< 20% of clock input period or 1 ns Max				
MMCM_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	450.00	MHz
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	10.00	MHz
MMCM_T _{FBDELAY}	Maximum delay in the feedback path		3 ns Max	or one CLI	KIN cycle	I
MMCM Switching Chara	acteristics Setup and Hold	1				
T _{MMCMDCK_PSEN} / T _{MMCMCKD_PSEN}	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMDCK_PSINCDEC} / T _{MMCMCKD_PSINCDEC}	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMCKO_PSDONE}	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	0.78	ns
Dynamic Reconfigurati	on Port (DRP) for MMCM Before and After DCLK	1	l .	II.	l .	l
T _{MMCMDCK_DADDR} / T _{MMCMCKD_DADDR}	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMDCK_DI} / T _{MMCMCKD_DI}	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMDCK_DEN} / T _{MMCMCKD_DEN}	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T _{MMCMDCK_DWE} / T _{MMCMCKD_DWE}	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMCKO_DRDY}	CLK to out of DRDY	0.65	0.72	0.99	0.70	ns, Max
F _{DCK}	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Ma

- 1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
 See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
- 4. Includes global clock buffer.
- 5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
- 6. When CLKOUT4_CASCADE = TRUE, MMCM_F_{OUTMIN} is 0.036 MHz.



Table 39: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	Speed Grade					
				1.0V	0.9V	Units		
			-3	-2/-2L	-1	-2L		
SSTL15 Clock-Capa	able Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate, ı	with PLL.				
T _{ICKOFPLLCC} Clock-capable clock input and 0 with PLL	Clock-capable clock input and OUTFF	XC7A100T	0.70	0.70	0.70	1.41	ns	
	with PLL	XC7A200T	0.69	0.69	0.69	1.47	ns	

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. PLL output jitter is already included in the timing calculation.

Table 40: Pin-to-Pin, Clock-to-Out using BUFIO

Symbol	Symbol Description 1.0V				0.9V	Units		
		-3	-2/-2L	-1	-2L	-		
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFIO.								
T _{ICKOFCS}	Clock to out of I/O clock	5.01	5.61	6.64	7.34	ns		



Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 41: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD DELAY on HR I/O Banks

Symbol	Description	Device		1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	1
Input Setup and Hold	d Time Relative to Global Clock Input Sigr	nal for SSTL15	Standard.(1)				
T _{PSFD} / T _{PHFD}	Full delay (legacy delay or default delay)	XC7A100T	2.69/-0.46	2.89/-0.46	3.34/-0.46	5.66/-0.52	ns
	global clock input and IFF ⁽²⁾ without MMCM/PLL with ZHOLD_DELAY on HR I/O banks	XC7A200T	3.03/-0.50	3.27/-0.50	3.79/–0.50	6.66/-0.53	ns

Notes:

- 1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. A zero "0" hold time listing indicates no hold time or a negative hold time.

Table 42: Clock-Capable Clock Input Setup and Hold With MMCM

		Device					
Symbol	Description			1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
Input Setup and Hole	d Time Relative to Global Clock Input Sign	nal for SSTL15	Standard.(1))			
T _{PSMMCMCC} / T _{PHMMCMCC} No delay clock-capable clock inpu IFF ⁽²⁾ with MMCM	No delay clock-capable clock input and	XC7A100T	2.44/-0.62	2.80/-0.62	3.36/-0.62	2.15/-0.49	ns
	IFF ⁽²⁾ with MMCM	XC7A200T	2.57/-0.63	2.94/-0.63	3.52/-0.63	2.32/-0.53	ns

Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 43: Clock-Capable Clock Input Setup and Hold With PLL

	Description	Device					
Symbol				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
Input Setup and Hol	d Time Relative to Clock-Capable Clock In	nput Signal for	SSTL15 Sta	ndard. ⁽¹⁾			
T _{PSPLLCC} / T _{PHPLLCC} No delay clock-capable clock input ar IFF ⁽²⁾ with PLL	No delay clock-capable clock input and	XC7A100T	2.78/-0.32	3.15/-0.32	3.78/-0.32	2.47/-0.60	ns
	IFF(2) with PLL	XC7A200T	2.91/-0.33	3.29/-0.33	3.94/-0.33	2.64/-0.63	ns

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.



GTP Transceiver Specifications

GTP Transceiver DC Input and Output Levels

Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide for further details.

Table 47: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
DV _{PPOUT}	Differential peak-to-peak output voltage (1)	Transmitter output swing is set to maximum setting	_	-	1000	mV
V _{CMOUTDC}	DC common mode output voltage	Equation based	V _{MGTAVTT} – DV _{PPOUT} /4		mV	
R _{OUT}	Differential output resistance		- 100 -		_	Ω
V _{CMOUTAC}	Common mode output voltage:	AC coupled		1/2 V _{MGTAVTT}		mV
T	Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages)		_	_	10	ps
T _{OSKEW}	Transmitter output pair (TXP and (FGG, FTG, CSG packages)	d TXN) intra-pair skew	_	_	12	ps
DV _{PPIN}	Differential peak-to-peak input voltage	External AC coupled	150	-	2000	mV
V _{IN}	Absolute input voltage	DC coupled V _{MGTAVTT} = 1.2V	-200	_	V _{MGTAVTT}	mV
V _{CMIN}	Common mode input voltage	DC coupled V _{MGTAVTT} = 1.2V	_	2/3 V _{MGTAVTT}	_	mV
R _{IN}	Differential input resistance	•	_	100	_	Ω
C _{EXT}	Recommended external AC cou	pling capacitor ⁽²⁾	-	100	_	nF

- 1. The output swing and preemphasis levels are programmable using the attributes discussed in <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide and can result in values lower than reported in this table.
- 2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage



Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Тур	Max	Units
V_{IDIFF}	Differential peak-to-peak input voltage	350	_	2000	mV
R _{IN}	Differential input resistance	_	100	_	Ω
C _{EXT}	Required external AC coupling capacitor	_	100	_	nF

GTP Transceiver Switching Characteristics

Consult UG482: 7 Series FPGAs GTP Transceiver User Guide for further information.

Table 49: GTP Transceiver Performance

						Speed	Grade				
Symbol			1.0V						0.9V		
		Output	-	3	-2/	-2L	-	1	-2	2L	
	Description	Divider				Packag	је Туре				Units
			FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	
F _{GTPMAX}	Maximum GTP transceiver d	lata rate	6.6	5.4	6.6	5.4	3.75	3.75	3.75	3.75	Gb/s
F _{GTPMIN}	Minimum GTP transceiver da	ata rate	0.500	0.500	0.500	0.500	0.500	0.500	0.500	0.500	Gb/s
		1	3.2-	-6.6	3.2–6.6		3.2–3.75		3.2-	3.75	Gb/s
_	DI I line rete renge	2	1.6-	-3.3	1.6-	-3.3	1.6-	-3.2	1.6-	-2L FFG FGG FFG CSG 3.75 3.75	Gb/s
F _{GTPRANGE}	PLL line rate range	4	0.8-	1.65	0.8-	1.65	0.8-	-1.6	-2L G FFG FGG FTG CSG 5 3.75 3.75 0 0.500 0.500 3.2–3.75 1.6–3.2 0.8–1.6 0.5–0.8	Gb/s	
		8	0.5–0.825		0.5-0.825		0.5-0.8		0.5–0.8		Gb/s
F _{GTPPLLRANGE}	GTP transceiver PLL frequer range	ncy	1.6-	-3.3	1.6-	-3.3	1.6-	-3.3	1.6-	-3.3	GHz

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	0.9V -2L 125	=
F _{GTPDRPCLK}	GTPDRPCLK maximum frequency	175	175	156	125	MHz

Table 51: GTP Transceiver Reference Clock Switching Characteristics

Combal	Description	Conditions	Al	Speed Gra	Units	
Symbol	Description	Conditions	Min	Max	Units	
F _{GCLK}	Reference clock frequency range		60	-	660	MHz
T _{RCLK}	Reference clock rise time	20% - 80%	-	200	_	ps
T _{FCLK}	Reference clock fall time	20% – 80%	-	200	_	ps
T _{DCREF}	Reference clock duty cycle	Transceiver PLL only	40	_	60	%




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

Symbol	Decemention	Conditions	Al	l lmita		
	Description	Conditions	Min	Units		
T _{LOCK}	Initial PLL lock		-	_	1	ms
T _{DLOCK}	Clock recovery phase acquisition and adaptation time.	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	_	50,000	2.3 x10 ⁶	UI

Table 53: GTP Transceiver User Clock Switching Characteristics(1)

				Speed	Grade		
Symbol	Description	Conditions		1.0V		0.9V	Units
			-3	-2/-2L	-1	-2L	
F _{TXOUT}	TXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F _{RXOUT}	RXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F _{TXIN}	TXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F _{RXIN}	RXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F _{TXIN2}	TXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F _{RXIN2}	RXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz

1. Clocking must be implemented as described in <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide.



Table 60: CPRI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
CPRI Transmitter Jitter Generation		614.4		
	614.4	-	0.35	UI
Total transmitter jitter	1228.8	-	0.35	UI
	2457.6	-	0.35	UI
Total transmitter jitter	3072.0	_	0.35	UI
	4915.2	-	0.3	UI
	6144.0	-	0.3	UI
CPRI Receiver Frequency Jitter Tolerance				
	614.4	0.65	_	UI
	1228.8	0.65	_	UI
Total reasiver iitter telerense	2457.6	0.65	_	UI
Total receiver jitter tolerance	3072.0	0.65	_	UI
	4915.2 ⁽¹⁾	0.60	_	UI
	6144.0 ⁽¹⁾	0.60	_	UI

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at: http://www.xilinx.com/technology/protocols/pciexpress.htm

Table 61: Maximum Performance for PCI Express Designs

			Speed	Grade		
Symbol	Description	1.0V 0.9			0.9V	Units
		-3	-2/-2L	-1	-2L	
F _{PIPECLK}	Pipe clock maximum frequency	250.00	250.00	250.00	250.00	MHz
F _{USERCLK}	User clock maximum frequency	250.00	250.00	250.00	250.00	MHz
F _{USERCLK2}	User clock 2 maximum frequency	250.00	250.00	250.00	250.00	MHz
F _{DRPCLK}	DRP clock maximum frequency	250.00	250.00	250.00	250.00	MHz

^{1.} Tested to CEI-6G-SR.



Table 62: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units		
DCLK Duty Cycle			40	_	60	%		
XADC Reference ⁽⁵⁾	XADC Reference ⁽⁵⁾							
External Reference	V _{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	V		
On-Chip Reference		Ground V_{REFP} pin to AGND, $T_j = -40^{\circ}\text{C}$ to 100°C	1.2375	1.25	1.2625	V		

Notes:

- 1. Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- 2. Only specified for BitGen option XADCEnhancedLinearity = ON.
- 3. See the ADC chapter in UG480: 7 Series FPGAs XADC User Guide for a detailed description.
- 4. See the Timing chapter in UG480: 7 Series FPGAs XADC User Guide for a detailed description.
- 5. Any variation in the reference voltage from the nominal V_{REFP} = 1.25V and V_{REFN} = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

Configuration Switching Characteristics

Table 63: Configuration Switching Characteristics

Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	-2L	
Power-up Timing (Characteristics					
T _{PL} ⁽¹⁾	Program latency	5.00	5.00	5.00	5.00	ms, Max
T _{POR} ⁽¹⁾	Power-on reset (50 ms ramp rate time)	10/50	10/50	10/50	10/50	ms, Min/Max
	Power-on reset (1 ms ramp rate time)	10/35	10/35	10/35	10/35	ms, Min/Max
T _{PROGRAM}	Program pulse width	250.00	250.00	250.00	250.00	ns, Min
CCLK Output (Mas	ter Mode)	!			!	- !
T _{ICCK}	Master CCLK output delay	150.00	150.00	150.00	150.00	ns, Min
T _{MCCKL}	Master CCLK clock Low time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
T _{MCCKH}	Master CCLK clock High time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
F _{MCCK}	Master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
	Master CCLK frequency for AES encrypted x16	50.00	50.00	50.00	35.00	MHz, Max
F _{MCCK_START}	Master CCLK frequency at start of configuration	3.00	3.00	3.00	3.00	MHz, Typ
F _{MCCKTOL}	Frequency tolerance, master mode with respect to nominal CCLK	±50	±50	±50	±50	%, Max
CCLK Input (Slave	Modes)	1	11	11	1	1
T _{SCCKL}	Slave CCLK clock minimum Low time	2.50	2.50	2.50	2.50	ns, Min
T _{SCCKH}	Slave CCLK clock minimum High time	2.50	2.50	2.50	2.50	ns, Min
F _{SCCK}	Slave CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
EMCCLK Input (Ma	aster Mode)	I	-	-	1	-
T _{EMCCKL}	External master CCLK Low time	2.50	2.50	2.50	2.50	ns, Min
T _{EMCCKH}	External master CCLK High time	2.50	2.50	2.50	2.50	ns, Min
F _{EMCCK}	External master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max



Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.